JPS62129840U - - Google Patents
Info
- Publication number
- JPS62129840U JPS62129840U JP1596686U JP1596686U JPS62129840U JP S62129840 U JPS62129840 U JP S62129840U JP 1596686 U JP1596686 U JP 1596686U JP 1596686 U JP1596686 U JP 1596686U JP S62129840 U JPS62129840 U JP S62129840U
- Authority
- JP
- Japan
- Prior art keywords
- switch
- counter
- counter circuit
- bcd
- inputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Synchronizing For Television (AREA)
Description
第1図は、本考案の一実施例の回路ブロツク図
、第2図は従来例である。
10……入力クロツク、11〜14……BCD
カウンタ、11a,12a,13a……リツプル
クロツク(桁上げ信号)、101〜104……ス
イツチ、101a〜104a……制御信号。
FIG. 1 is a circuit block diagram of one embodiment of the present invention, and FIG. 2 is a conventional example. 10...Input clock, 11-14...BCD
Counter, 11a, 12a, 13a... ripple clock (carry signal), 101-104... switch, 101a-104a... control signal.
Claims (1)
おいて、入力クロツク、桁上げ信号をスイツチを
介して入力させる桁カウンタを含み、該スイツチ
を制御してカウンタ回路の出力値を任意的に変更
可能としたことを特徴とするBCDカウンタ回路
。 The configuration of a synchronous BCD counter with a plurality of digits includes a digit counter that inputs an input clock and a carry signal via a switch, and the output value of the counter circuit can be arbitrarily changed by controlling the switch. A BCD counter circuit characterized by the following.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1596686U JPS62129840U (en) | 1986-02-05 | 1986-02-05 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1596686U JPS62129840U (en) | 1986-02-05 | 1986-02-05 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS62129840U true JPS62129840U (en) | 1987-08-17 |
Family
ID=30807387
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1596686U Pending JPS62129840U (en) | 1986-02-05 | 1986-02-05 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62129840U (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5740596U (en) * | 1980-08-14 | 1982-03-04 |
-
1986
- 1986-02-05 JP JP1596686U patent/JPS62129840U/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5740596U (en) * | 1980-08-14 | 1982-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS62129840U (en) | ||
JPS61157881U (en) | ||
JPS6157889U (en) | ||
JPS6223349U (en) | ||
JPS5945604U (en) | process controller | |
JPS6222584U (en) | ||
JPS59194251U (en) | meter relay | |
JPH01100535U (en) | ||
JPS63153627U (en) | ||
JPS6264037U (en) | ||
JPS63156124U (en) | ||
JPH0295429U (en) | ||
JPS63131229U (en) | ||
JPS62181044U (en) | ||
JPS61182123U (en) | ||
JPS6223336U (en) | ||
JPS61158895U (en) | ||
JPS63163544U (en) | ||
JPS6189952U (en) | ||
JPH0224641U (en) | ||
JPS6193031U (en) | ||
JPS61103969U (en) | ||
JPS5880593U (en) | digital clock display device | |
JPS63105878U (en) | ||
JPS5879293U (en) | electronic clock |