JPS6212539B2 - - Google Patents

Info

Publication number
JPS6212539B2
JPS6212539B2 JP55121076A JP12107680A JPS6212539B2 JP S6212539 B2 JPS6212539 B2 JP S6212539B2 JP 55121076 A JP55121076 A JP 55121076A JP 12107680 A JP12107680 A JP 12107680A JP S6212539 B2 JPS6212539 B2 JP S6212539B2
Authority
JP
Japan
Prior art keywords
output
dual
bus
processing
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55121076A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5745652A (en
Inventor
Nobuo Tomita
Toshuki Ide
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP55121076A priority Critical patent/JPS5745652A/ja
Publication of JPS5745652A publication Critical patent/JPS5745652A/ja
Publication of JPS6212539B2 publication Critical patent/JPS6212539B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
JP55121076A 1980-09-03 1980-09-03 Duplex system monitor Granted JPS5745652A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55121076A JPS5745652A (en) 1980-09-03 1980-09-03 Duplex system monitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55121076A JPS5745652A (en) 1980-09-03 1980-09-03 Duplex system monitor

Publications (2)

Publication Number Publication Date
JPS5745652A JPS5745652A (en) 1982-03-15
JPS6212539B2 true JPS6212539B2 (cg-RX-API-DMAC7.html) 1987-03-19

Family

ID=14802249

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55121076A Granted JPS5745652A (en) 1980-09-03 1980-09-03 Duplex system monitor

Country Status (1)

Country Link
JP (1) JPS5745652A (cg-RX-API-DMAC7.html)

Also Published As

Publication number Publication date
JPS5745652A (en) 1982-03-15

Similar Documents

Publication Publication Date Title
US5423024A (en) Fault tolerant processing section with dynamically reconfigurable voting
JPS6334494B2 (cg-RX-API-DMAC7.html)
EP0288648B1 (en) Adapter bus switch for improving the availability of a control unit
EP0057275A2 (en) Digital data storage system
JPS6212539B2 (cg-RX-API-DMAC7.html)
JP4731364B2 (ja) 多重化制御システム及びその多重化方法
JP2978622B2 (ja) 無停止型コンピュータ
JPH06175868A (ja) 二重化計算機故障監視方法
JPS638500B2 (cg-RX-API-DMAC7.html)
CN110928217A (zh) 一种应用于航空电热控制系统的cpu三余度表决电路
JPH04311238A (ja) 入出力インターフェース装置
JPS60173602A (ja) 分散型プロセス制御装置
JPS6350740B2 (cg-RX-API-DMAC7.html)
JPH0625987B2 (ja) 複合計算機システム
JPS6020778B2 (ja) 複合計算機装置
JPH0220029B2 (cg-RX-API-DMAC7.html)
JPH07152705A (ja) フェール・セーフプロセッサを用いたデータ転送システム
JPS6113627B2 (cg-RX-API-DMAC7.html)
US5548716A (en) Recording medium dualizing system
JPH02231603A (ja) 2重化切換方式
JPH0157376B2 (cg-RX-API-DMAC7.html)
JPS62179044A (ja) 複合計算機システム
JPS62160540A (ja) 二重化情報処理装置
JPS5998235A (ja) 入出力制御装置
JPH0380303A (ja) 二重化装置