JPS62110392A - Decentralized control system - Google Patents

Decentralized control system

Info

Publication number
JPS62110392A
JPS62110392A JP25026485A JP25026485A JPS62110392A JP S62110392 A JPS62110392 A JP S62110392A JP 25026485 A JP25026485 A JP 25026485A JP 25026485 A JP25026485 A JP 25026485A JP S62110392 A JPS62110392 A JP S62110392A
Authority
JP
Japan
Prior art keywords
processor
call processing
processors
management
function
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP25026485A
Other languages
Japanese (ja)
Inventor
Yoji Marui
丸井 洋二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP25026485A priority Critical patent/JPS62110392A/en
Publication of JPS62110392A publication Critical patent/JPS62110392A/en
Pending legal-status Critical Current

Links

Landscapes

  • Monitoring And Testing Of Exchanges (AREA)
  • Exchange Systems With Centralized Control (AREA)

Abstract

PURPOSE:To omit an exclusive control processor by providing a duplex processor that can be used as a call process processor and as a control processor for each load and making presently used system of each processor function as a call processor, and two units of space system function as a control processor. CONSTITUTION:When a processor 8-30 or 8-40 which is functioning as a call process processor stopped its function due to trouble etc., corresponding processor 8-31 or 8-41 takes over the call process, and the faulty processor and a main memory 3-30 or 3-40 are cut off. A control processor controlling device 9-0 detects the trouble of a processor 8-10 and makes a processor 8-21 which is on standby as a control processor of spare system start function as a control processor for present use. Thus, as a processor 8-i0 functions as call processor for each channel network 1-i, and two of processors 8-i0 function as the duplex control processor, the exclusive control processor becomes unnecessary.

Description

【発明の詳細な説明】 〔概要〕 分散制御方式電子交換機において、呼処理プロセッサお
よび管理プロセッサの何れにも使用可能な二重化された
プロセッサを各負荷毎に設け、各プロセッサの現用系を
呼処理プロセッサとして機能させ、予備系の中の2台を
管理プロセッサとして機能させることにより、専用の管
理プロセッサを省略可能とする。
[Detailed Description of the Invention] [Summary] In a distributed control type electronic switching system, a duplex processor that can be used as both a call processing processor and a management processor is provided for each load, and the active system of each processor is used as a call processing processor. By making two of the spare systems function as management processors, a dedicated management processor can be omitted.

〔産業上の利用分野〕[Industrial application field]

本発明は分散制御方式電子交換機の経済性を向上可能と
する分散制御方式に関する。
The present invention relates to a distributed control method that makes it possible to improve the economic efficiency of distributed control electronic exchanges.

蓄積プログラム制御式電子交換機において、小容量から
大容量迄、広範囲の収容回線数に経済的に適用可能とす
る目的で、分散制御方式が広(採用されている。
Distributed control systems are widely used in storage program controlled electronic exchanges in order to be economically applicable to a wide range of accommodating lines, from small to large capacity.

分散制御方式電子交換機においては、所定回線数の呼処
理を担当する呼処理プロセッサが収容回線数に応じて複
数組設けられ、呼処理プロセッサ相互に跨る呼処理、保
全等、電子交換機全般に及ぶ管理を担当する管理プロセ
ッサが共通に設けられる、所謂負荷分散と機能分散とを
組合わせた形式が主として採用されている。
In a distributed control type electronic exchange, there are multiple sets of call processing processors in charge of call processing for a predetermined number of lines depending on the number of lines accommodated, and the call processing processors perform call processing, maintenance, etc. across the entire electronic exchange. A combination of so-called load distribution and function distribution, in which a common management processor is provided, is mainly adopted.

電話交換機は特に高信頼性を要求される為、各呼処理プ
ロセッサおよび管理プロセッサは二重化構成を有し、一
方が現用系として各種処理を実行し、他方が予備系とし
て待機し、現用系が障害等で稼動不能となった場合に、
予備系が直ちに現用系として各種処理を継続する。
Telephone exchanges require particularly high reliability, so each call processing processor and management processor has a duplex configuration, with one executing various processes as the active system, and the other standing by as a standby system, in case the active system fails. If it becomes inoperable due to
The standby system immediately continues various processing as the active system.

この種の分散形電子交換機において、プロセッサの所要
数を極力削減することが、経済性を向上する為に強く要
望される。
In this type of distributed electronic switching system, it is strongly desired to reduce the number of processors required in order to improve economic efficiency.

〔従来の技術〕[Conventional technology]

第3図は従来ある分散制御方式の一例を示す図である。 FIG. 3 is a diagram showing an example of a conventional distributed control system.

第3図においては、それぞれ所定規模以内の回線を収容
可能な4組の通話路網(NW)1−i(iは1乃至4、
以下同様)に対応して、それぞれ二重化された呼処理プ
ロセッサ(CPR)2−ioおよび2−11および主記
憶装置(MM)3−ioおよび3−11が設けられ、ま
た各呼処理プロセッサ2−10および2−11に共通に
、二重化された管理プロセッサCMPR)5−0および
5−1、主記憶装置6−0および6−1、並びにタイプ
ライタ装置等の入出力装置7−0および7−1が設けら
れている。
In FIG. 3, four communication network (NW) 1-i (i is 1 to 4,
Duplicated call processing processors (CPR) 2-io and 2-11 and main memories (MM) 3-io and 3-11 are provided corresponding to the call processing processors 2-io and 3-11, respectively. Common to 10 and 2-11 are duplicated management processors CMPR) 5-0 and 5-1, main storage devices 6-0 and 6-1, and input/output devices 7-0 and 7- such as typewriter devices. 1 is provided.

各呼処理プロセッサ2−10および2−11、並びに主
記憶装置3−10および3−11は、一方(例えば2−
io)が現用系として通話路網1−iに収容される回線
に介する呼処理を担当し、他方(例えば2−il)が予
備系として待機する。
Each call processing processor 2-10 and 2-11 and main storage device 3-10 and 3-11 has one (for example, 2-
io) is in charge of call processing via lines accommodated in the communication path network 1-i as the active system, and the other (for example, 2-il) is on standby as the standby system.

管理プロセッサ5−0および5−1は、プロセッサバス
4を介して各呼処理プロセッサ2−i0および2−11
と接続され、一方(例えば5−O)が現用系として各呼
処理プロセッサ2−10および2−11に共通の処理お
よび全般の管理を実行し、他方(例えば5−1)は予備
系として待機する。
Management processors 5-0 and 5-1 communicate with each call processing processor 2-i0 and 2-11 via processor bus 4.
one (for example, 5-O) executes common processing and general management for each call processing processor 2-10 and 2-11 as an active system, and the other (for example, 5-1) is a standby system as a standby system. do.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

以上の説明から明らかな如く、従来ある分散制御方式に
おいては、各通話路網1に発生する呼処理を分担する呼
処理プロセッサ2−ioおよび2−ilの他に、管理プ
ロセッサ5が設けられており、当該分散制御式電子交換
機の経済性を損なう恐れがあった。
As is clear from the above description, in a conventional distributed control system, a management processor 5 is provided in addition to the call processing processors 2-io and 2-il, which share call processing occurring in each communication path network 1. Therefore, there was a risk that the economic efficiency of the distributed control type electronic exchange system would be impaired.

〔問題点を解決するための手段〕[Means for solving problems]

第1図は本発明の原理を示す図である。 FIG. 1 is a diagram showing the principle of the present invention.

第1図においては、呼処理プロセッサ2および管理プロ
セッサ5の何れにも使用可能な二重化されたプロセッサ
8を各負荷毎に設け、 該各プロセッサ8の現用系を呼処理プロセッサ2として
各負荷に対する呼処理を担当させ、各プロセッサ8の予
備系の中の2台を管理プロセッサ5として、呼処理プロ
セッサ2として動作中の総ての現用系プロセッサ8を一
括管理させる。
In FIG. 1, a duplex processor 8 that can be used as either the call processing processor 2 or the management processor 5 is provided for each load, and the active system of each processor 8 is used as the call processing processor 2 to handle calls for each load. Two of the standby processors of each processor 8 are used as management processors 5, and all active processors 8 operating as call processing processors 2 are collectively managed.

〔作用〕[Effect]

即ち本発明によれば、各負荷に対応して設けられた予備
系のプロセッサ8の一部が、管理プロセッサとして使用
される為、専用の管理プロセッサ5を設ける必要が無く
なり、当該電子交換機の経済性が大幅に向上する。
That is, according to the present invention, a part of the standby processor 8 provided corresponding to each load is used as a management processor, so there is no need to provide a dedicated management processor 5, and the economy of the electronic exchange is improved. performance is greatly improved.

〔実施例〕〔Example〕

以下、本発明の一実施例を図面により説明する。 An embodiment of the present invention will be described below with reference to the drawings.

第2図は本発明の一実施例による分散制御方式を示す図
である。
FIG. 2 is a diagram showing a distributed control system according to an embodiment of the present invention.

第2図においては、4組の通話路!il 1− iに対
応して、それぞれ二重化されたプロセッサ(PR)8−
toおよび8−il、並びにプロセッサ8−ioまたは
8−11が呼処理プロセッサとして機能する為に必要な
各種データを格納する主記憶装置3−i0および3−1
1が設けられ、また各プロセッサ8−10および8−i
lに共通に、それぞれ二重化された管理ブロモ・7す制
御装置9−〇および9−1と、任意のプロセッサ8−t
In Figure 2, there are 4 sets of communication paths! Duplicated processors (PR) 8- correspond to il 1-i, respectively.
main storage devices 3-i0 and 3-1 that store various data necessary for the processor 8-io or 8-11 to function as a call processing processor;
1 and each processor 8-10 and 8-i
In common to l, control devices 9-0 and 9-1, each of which is duplicated, and an arbitrary processor 8-t.
.

または8−11が管理プロセッサとして機能する為に必
要な各種データを格納する主記憶装置6−〇および6−
1と、入出力装置7−〇および7〜1とが設けられてお
り、第3図における管理プロセッサ5は設けられていな
い。
Or main storage devices 6-0 and 6- that store various data necessary for 8-11 to function as a management processor.
1, and input/output devices 7-0 and 7-1, and the management processor 5 shown in FIG. 3 is not provided.

各二重化された一方のプロセッサ(例えば8−10)は
現用呼処理プロセッサとして機能し、それぞれ対応する
通話路網1−iに発生する呼処理を分担する。その際、
各プロセッサ8−ioは、それぞれ対応する現用系の主
記憶装置3−10に格納するデータを、予備系の主記憶
装置3−11に対しても格納し、両生記憶装置3−10
および3−11の記憶内容を常に等しく保つ。
One of the duplexed processors (for example, 8-10) functions as a working call processing processor, and shares call processing occurring in the corresponding communication path network 1-i. that time,
Each processor 8-io stores the data to be stored in the corresponding active main storage device 3-10 also in the backup main storage device 3-11, and
and 3-11 are always kept equal.

一方他方のプロセッサ(例えば8−il)は、それぞれ
対応する通話路網1−iおよび主記憶装置3−io、3
−11から切離されている。
On the other hand, the other processor (e.g. 8-il) has a corresponding communication channel network 1-i and main storage devices 3-io and 3-i, respectively.
It has been separated from -11.

管理プロセッサ制御装置9−0は、プロセッサ8−11
乃至8−14の中の任意の1台(例えば8−11)を現
用管理プロセッサとして機能する様指示し、主記憶装置
6−0および入出力装置7−〇に接続する。
The management processor control device 9-0 controls the processor 8-11.
Any one of the processors 8-14 (for example, 8-11) is instructed to function as the current management processor, and connected to the main storage device 6-0 and the input/output device 7-0.

また管理プロセッサ制御装置9−1は、残るプロセッサ
8−21乃至8−41の中の任意の1台(例えば8−2
1)を予備管理プロセッサとして機能する様指示し、主
記憶装置6−1および入出力装置7−1に接続する。な
お管理プロセッサ制御装置9−0は、主記憶装置6−0
の記憶内容を周期的に管理プロセッサ制御装置9−1に
転送し、管理プロセッサ制御装置9−1は転送された記
憶内容を主記憶装置6−1に格納することにより、主記
憶装置6−0および6−1の記憶内容を一致させている
Further, the management processor control device 9-1 is configured to control any one of the remaining processors 8-21 to 8-41 (for example, 8-2
1) is instructed to function as a backup management processor, and connected to the main storage device 6-1 and the input/output device 7-1. Note that the management processor control device 9-0 is the main storage device 6-0.
The storage contents of the main storage device 6-0 are periodically transferred to the management processor control device 9-1, and the management processor control device 9-1 stores the transferred storage contents in the main storage device 6-1. and 6-1 are matched.

残るプロセッサ8−31および8−41は、それぞれ予
備として待機する。
The remaining processors 8-31 and 8-41 stand by as spares.

かかる状態で、呼処理プロセッサとして機能中のプロセ
ッサ8−30または8−40が障害等により機能停止す
ると、対応するプロセッサ8−31または8−41が対
応する通話路網1〜3または1−4、並びに主記憶装置
3−31または3−41に接続されて呼処理を引継ぎ、
罹障プロセンサ8−30または8−40、並びに主記憶
装置3−30または3−40は切離される。
In such a state, if the processor 8-30 or 8-40 functioning as a call processing processor stops functioning due to a failure or the like, the corresponding processor 8-31 or 8-41 switches to the corresponding communication path network 1-3 or 1-4. , and the main storage device 3-31 or 3-41 to take over call processing,
The affected prosensor 8-30 or 8-40 and the main memory 3-30 or 3-40 are disconnected.

一方呼処理プロセッサとして機能中のプロセッサ8−1
0が機能停止すると、管理プロセッサ制御装置9−0は
プロセッサ8−IOの罹障を検出し、管理プロセッサ制
御装置9−1に管理プロセッサの切替指示を伝達する。
Processor 8-1 functioning as a call processing processor
When the processor 8-IO stops functioning, the management processor control device 9-0 detects the failure of the processor 8-IO and transmits a management processor switching instruction to the management processor control device 9-1.

該指示を受信した管理プロセッサ制御装置9−1は、直
ちに予備系の管理プロセッサとして待機中のプロセッサ
8−21を現用管理プロセッサとして機能開始する様指
示する。
Upon receiving the instruction, the management processor control device 9-1 immediately instructs the processor 8-21, which is on standby as a standby management processor, to start functioning as the active management processor.

一方管理プロセッサ制御装置9−0は、予備として待機
中のプロセッサ8−31および8−41の何れか一方を
予備管理プロセッサ5(第3図)として待機する様指示
し、主記憶装置6−0および入出力装置7−0に接続す
る。
On the other hand, the management processor control device 9-0 instructs one of the processors 8-31 and 8-41 that is on standby as a backup to stand by as the backup management processor 5 (FIG. 3), and the main storage device 6-0 and connected to the input/output device 7-0.

以上の説明から明らかな如く、本実施例によれば、プロ
セッサ8−toが各通話路網1−iに対する呼処理プロ
セッサとして機能し、プロセッサ8−11の中の2個が
二重化された管理プロセッサとして機能する為、専用の
管理プロセッサ5(第3図)が不要となる。かかる場合
にも、呼処理プロセッサの二重化は維持され、また管理
プロセッサは4台のプロセッサ8−11乃至8−41が
使用可能となる為、信頼性は一層向上する。
As is clear from the above description, according to this embodiment, the processor 8-to functions as a call processing processor for each channel network 1-i, and two of the processors 8-11 are dual management processors. Therefore, a dedicated management processor 5 (FIG. 3) is not required. Even in such a case, the duplication of call processing processors is maintained, and the four management processors 8-11 to 8-41 can be used, so reliability is further improved.

なお、第2図はあく迄本発明の一実施例に過ぎず、例え
ば電子交換機は4&Ilの通話路網1を具備するものに
限定されることは無く、他に幾多の変形が考慮されるが
、何れの場合にも本発明の効果は変わらない。
It should be noted that FIG. 2 is only one embodiment of the present invention, and for example, the electronic exchange is not limited to one equipped with the 4 & Il communication path network 1, and many other modifications may be considered. In either case, the effects of the present invention remain the same.

〔発明の効果〕〔Effect of the invention〕

以上、本発明によれば、前記電子交換機において、各負
荷に対応して設けられた予備系のプロセッサの一部が、
管理プロセッサとして使用される為、専用の管理プロセ
ッサを設ける必要が無くなリ、当該電子交換機の経済性
が大幅に向上する。
As described above, according to the present invention, in the electronic exchange, a part of the standby processors provided corresponding to each load:
Since it is used as a management processor, there is no need to provide a dedicated management processor, and the economic efficiency of the electronic exchange is greatly improved.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の原理を示す図、第2図は本発明の一実
施例による分散制御方式を示す図、第3図は従来ある分
散制御方式の一例を示す図である。 図において、1および1−1乃至1−4は通話路網(N
W) 、2−10乃至2−41は呼処理プロセッサ(C
PR) 、3−10乃至3−41.6−0および6−1
は主記憶装置(MM) 、4はプロセッサバス、5−0
および5−1は管理プロセッサ(MPR) 、?−0お
よび7−1は入出力装置(10)、8および8−1O乃
至8−41はプロセッサ(PR) 、9−0および9−
°lは管理プ本侭日月の7京工!図 第 1 図 不尾叩に4+憤欠即1イデ方蚊゛ に 2 図
FIG. 1 is a diagram showing the principle of the present invention, FIG. 2 is a diagram showing a distributed control system according to an embodiment of the present invention, and FIG. 3 is a diagram showing an example of a conventional distributed control system. In the figure, 1 and 1-1 to 1-4 are communication channel networks (N
W), 2-10 to 2-41 are call processing processors (C
PR), 3-10 to 3-41.6-0 and 6-1
is the main memory (MM), 4 is the processor bus, 5-0
and 5-1 is the management processor (MPR), ? -0 and 7-1 are input/output devices (10), 8 and 8-1O to 8-41 are processors (PR), 9-0 and 9-
°l is the 7-kyo industry of the management program! Figure 1 Figure 4 + Lack of anger to attack the tail Figure 1 To the mosquito ゛ 2 Figure

Claims (1)

【特許請求の範囲】 それぞれ分散された負荷に対する呼処理を分担する複数
の呼処理プロセッサ(2)と、総ての呼処理プロセッサ
(2)を一括管理する管理プロセッサ(5)とを具備し
、該各呼処理プロセッサ(2)および管理プロセッサ(
5)はそれぞれ現用および予備の二重化構成を有する電
子交換機において、 前記呼処理プロセッサ(2)および管理プロセッサ(5
)の何れにも使用可能な二重化されたプロセッサ(8)
を前記各負荷毎に設け、 該各プロセッサ(8)の現用系を前記呼処理プロセッサ
(2)として前記各負荷に対する呼処理を担当させ、 該各プロセッサ(8)の予備系の中の2台を二重化され
た前記管理プロセッサ(5)として、呼処理プロセッサ
(2)として動作中の総ての現用系プロセッサ(8)を
一括管理させることを特徴とする分散制御方式。
[Scope of Claims] A plurality of call processing processors (2) that each share call processing for distributed loads, and a management processor (5) that collectively manages all call processing processors (2), each call processing processor (2) and the management processor (
5) is an electronic exchange having a working and standby duplex configuration, respectively, the call processing processor (2) and the management processor (5).
Duplicated processor (8) that can be used for any of )
are provided for each of the loads, the active system of each processor (8) is made to be in charge of call processing for each load as the call processing processor (2), and two of the standby systems of each processor (8) are A distributed control system characterized in that all active processors (8) operating as call processing processors (2) are collectively managed by the dual management processor (5).
JP25026485A 1985-11-08 1985-11-08 Decentralized control system Pending JPS62110392A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25026485A JPS62110392A (en) 1985-11-08 1985-11-08 Decentralized control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25026485A JPS62110392A (en) 1985-11-08 1985-11-08 Decentralized control system

Publications (1)

Publication Number Publication Date
JPS62110392A true JPS62110392A (en) 1987-05-21

Family

ID=17205300

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25026485A Pending JPS62110392A (en) 1985-11-08 1985-11-08 Decentralized control system

Country Status (1)

Country Link
JP (1) JPS62110392A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08289335A (en) * 1995-04-03 1996-11-01 Hyundai Electron Ind Co Ltd Fault alarm collecting system in electronic switching system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08289335A (en) * 1995-04-03 1996-11-01 Hyundai Electron Ind Co Ltd Fault alarm collecting system in electronic switching system

Similar Documents

Publication Publication Date Title
CA2006489C (en) Distributed switching architecture for communication module redundancy
EP1863222B1 (en) A disaster recovery system and method of service controlling device in intelligent network
JPS62110392A (en) Decentralized control system
CN101197701A (en) Method for implementing communication and service processing between main and standby system
Cisco Fault Tolerance
Cisco Fault Tolerance
JP2002055840A (en) Redundant constitution switching system
JP2002077311A (en) Method and apparatus for system change-over based on fault level of duplex apparatus
KR101345512B1 (en) Digital Protective Relay with Duplex Function
JP2604015B2 (en) Distribution line monitoring system
JPH022749A (en) Optical loop line network
JPH01228237A (en) System switching system by network managing center
JPS5816483B2 (en) Power failure advance processing method in multiprocessor processing systems
KR100291033B1 (en) Clock redundancy management device and method of network system
JPS5925503B2 (en) System switching method
JPH0427239A (en) Control method for lan connecting device
JP2006235868A (en) Controller
JPS627245A (en) Terminal communication system for local area network
JPH0441857B2 (en)
JPS6381538A (en) Duplicated information processing system with backup file and its operating method
JPS58182359A (en) Self-control system switching system of electronic exchange
JPH022260A (en) Node equipment
JPS62281649A (en) Transfer system for packet information
JPS63161752A (en) Decentralized processing packet exchange
JPS6232688B2 (en)