JPS6210039B2 - - Google Patents

Info

Publication number
JPS6210039B2
JPS6210039B2 JP322679A JP322679A JPS6210039B2 JP S6210039 B2 JPS6210039 B2 JP S6210039B2 JP 322679 A JP322679 A JP 322679A JP 322679 A JP322679 A JP 322679A JP S6210039 B2 JPS6210039 B2 JP S6210039B2
Authority
JP
Japan
Prior art keywords
film
gold paste
solder
plating
patterns
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP322679A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5595392A (en
Inventor
Tamio Saito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP322679A priority Critical patent/JPS5595392A/ja
Publication of JPS5595392A publication Critical patent/JPS5595392A/ja
Publication of JPS6210039B2 publication Critical patent/JPS6210039B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Manufacturing Of Printed Wiring (AREA)
JP322679A 1979-01-13 1979-01-13 Method of forming pattern Granted JPS5595392A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP322679A JPS5595392A (en) 1979-01-13 1979-01-13 Method of forming pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP322679A JPS5595392A (en) 1979-01-13 1979-01-13 Method of forming pattern

Publications (2)

Publication Number Publication Date
JPS5595392A JPS5595392A (en) 1980-07-19
JPS6210039B2 true JPS6210039B2 (enrdf_load_stackoverflow) 1987-03-04

Family

ID=11551523

Family Applications (1)

Application Number Title Priority Date Filing Date
JP322679A Granted JPS5595392A (en) 1979-01-13 1979-01-13 Method of forming pattern

Country Status (1)

Country Link
JP (1) JPS5595392A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61123193A (ja) * 1984-11-20 1986-06-11 アルプス電気株式会社 印刷配線板
JP2007234889A (ja) * 2006-03-01 2007-09-13 Shinko Electric Ind Co Ltd 配線の形成方法

Also Published As

Publication number Publication date
JPS5595392A (en) 1980-07-19

Similar Documents

Publication Publication Date Title
US4054484A (en) Method of forming crossover connections
US4640739A (en) Process of producing galvanic layers of solder of precise contour on inorganic substrates
US5985521A (en) Method for forming electrically conductive layers on chip carrier substrates having through holes or via holes
EP0361752B1 (en) Selective solder formation on printed circuit boards
GB1527108A (en) Methods of forming conductors on substrates involving electroplating
US2834723A (en) Method of electroplating printed circuits
US3528090A (en) Method of providing an electric connection on a surface of an electronic device and device obtained by using said method
US4394223A (en) Tin and gold plating process
US3890177A (en) Technique for the fabrication of air-isolated crossovers
JPS61244057A (ja) 端子接続構造およびその接続方法
US4795694A (en) Manufacture of fine structures for semiconductor contacting
US5038195A (en) Composition and coating to prevent current induced electrochemical dendrite formation between conductors on dielectric substrate
US4011144A (en) Methods of forming metallization patterns on beam lead semiconductor devices
JPS6210039B2 (enrdf_load_stackoverflow)
US5403466A (en) Silver plating process for lead frames
US5074969A (en) Composition and coating to prevent current induced electrochemical dendrite formation between conductors on dielectric substrate
CA1051559A (en) Process for the production of printed circuits with solder rejecting sub-zones
JP3066201B2 (ja) 回路基板及びその製造方法
US3554876A (en) Process for etching and electro plating a printed circuit
JPH10270630A (ja) 半導体装置用基板及びその製造方法
JPS5938314B2 (ja) 厚膜ペ−ストのメツキ方法
JP2511476B2 (ja) プリント配線板の金めっき法
JPH07254534A (ja) 電子部品の外部電極形成方法
JP3439779B2 (ja) プリント配線板の製造方法及びプリント配線板
JPS63168043A (ja) リ−ドフレ−ム