JPS6197895A - Hybrid ic device - Google Patents

Hybrid ic device

Info

Publication number
JPS6197895A
JPS6197895A JP21901784A JP21901784A JPS6197895A JP S6197895 A JPS6197895 A JP S6197895A JP 21901784 A JP21901784 A JP 21901784A JP 21901784 A JP21901784 A JP 21901784A JP S6197895 A JPS6197895 A JP S6197895A
Authority
JP
Japan
Prior art keywords
integrated circuit
hybrid integrated
circuit device
wiring board
printed wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21901784A
Other languages
Japanese (ja)
Inventor
藤田 行雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP21901784A priority Critical patent/JPS6197895A/en
Publication of JPS6197895A publication Critical patent/JPS6197895A/en
Pending legal-status Critical Current

Links

Landscapes

  • Combinations Of Printed Boards (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、混成集積回路装置の構造に関するものである
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to the structure of a hybrid integrated circuit device.

〔従来の技術〕[Conventional technology]

混成集積回路装置は、一般に、いわゆる厚膜技術によっ
て抵抗素子・容量素子等を形成した回路基板上に、半導
体素子その他の搭載部品を接続し、適尚な外装を施して
4成されるものであるが、近年、回路の大規模化に伴い
、大型の回路基板が用いられることが多くなった。
A hybrid integrated circuit device is generally constructed by connecting semiconductor elements and other mounted components onto a circuit board on which resistive elements, capacitive elements, etc. are formed using so-called thick film technology, and applying an appropriate exterior. However, in recent years, with the increase in the scale of circuits, large circuit boards are increasingly being used.

従来、この種の混成集積回路装置は、例えば第4図及び
第5図に示すように、アルミナセラミック基板上に厚膜
技術または薄膜技術により抵抗素子・容量素子等を形成
した回路基板11上に半導体素子その他の搭載部品13
a、13bを接続し、外部端子14a、14b、14c
を導出し、モールドケース15中に樹脂16で封入した
混成集積回路装置17でちる。
Conventionally, this type of hybrid integrated circuit device has been constructed on a circuit board 11 in which resistive elements, capacitive elements, etc. are formed on an alumina ceramic substrate by thick film technology or thin film technology, as shown in FIGS. 4 and 5, for example. Semiconductor elements and other mounted parts 13
a, 13b, external terminals 14a, 14b, 14c
A hybrid integrated circuit device 17 sealed in a resin 16 in a mold case 15 is used.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

このような構造の混成集積回路装置をプリント配線板に
実装した場合、このプリント配線板が変形すると混成集
積回路装置に大きな力が作用することがある。即ち第6
図(a)に示すように、プリント配線板18が平担な状
態で混成集積回路装置17の端子14a、14b、14
c、・・・がはんだ付は固定された後、同図中)に示す
ようにプリント配線板18が変形すると、図に示す両端
付近の端子には導出方向に引張応力が、中央付近の端子
には圧縮応力が発生する。応力の大きさは弾性係数とひ
ずみ量の積に比例するが、一般に混成集積回路装置17
を構成する回路基板11や端子14の弾性係数は大きい
ので応力も大きく、甚だしい場合は端子14とプリント
配線板18との接続点の破壊又は混成集積回路装置17
自身の破壊に至ることがある。特に回路基板11が大き
い場合は、プリント配線板の変形曲率が同じでもひずみ
量が大きくなり、注意が必要である。
When a hybrid integrated circuit device having such a structure is mounted on a printed wiring board, if the printed wiring board is deformed, a large force may act on the hybrid integrated circuit device. That is, the sixth
As shown in Figure (a), the terminals 14a, 14b, 14 of the hybrid integrated circuit device 17 are
When the printed wiring board 18 deforms as shown in the same figure after soldering is fixed, tensile stress is applied to the terminals near both ends shown in the figure in the lead-out direction, and tensile stress is applied to the terminals near the center as shown in the figure. compressive stress occurs. The magnitude of stress is proportional to the product of the elastic modulus and the amount of strain;
Since the elastic modulus of the circuit board 11 and the terminals 14 that make up the circuit board 11 and the terminals 14 is large, the stress is also large, and in extreme cases, the connection point between the terminals 14 and the printed wiring board 18 may be destroyed or the hybrid integrated circuit device 17 may be damaged.
It may lead to its own destruction. Particularly when the circuit board 11 is large, the amount of strain will be large even if the deformation curvature of the printed wiring board is the same, so care must be taken.

本発明は、このよつな事情に基づいてなされたもので、
応力を緩和して破壊を防ぐ構造の混成集積回路を提供す
ることを目的としている。
The present invention was made based on these circumstances,
The objective is to provide a hybrid integrated circuit with a structure that relieves stress and prevents destruction.

〔問題点を解決するための手段〕[Means for solving problems]

本発明の混成集積回路装置は、その回路基板を複数に分
割し該基板間を接続線で接続することにより可掲性を持
上せた複合回路基板を用い九ことを特徴としている。
The hybrid integrated circuit device of the present invention is characterized in that it uses a composite circuit board that is divided into a plurality of parts and connected between the boards with connection lines to improve postability.

〔実施例〕〔Example〕

以下、本発明を実施例により説明する。 Hereinafter, the present invention will be explained by examples.

本発明の一実施例は、第1図及び第2図に示すように、
アルミナセラミック基板上に厚膜技術又は薄膜技術によ
シ抵抗素子・容量素子等を形成した2枚の回路基板1a
、lb間を接続線2a、λb。
One embodiment of the present invention, as shown in FIGS. 1 and 2,
Two circuit boards 1a in which resistive elements, capacitive elements, etc. are formed on alumina ceramic substrates by thick film technology or thin film technology.
, lb are connected by connecting lines 2a and λb.

2c、・・・で必要な相互接続を形成し、半導体素子そ
の他の搭載部品3a、3bを接続し、外部端子4a、4
b、4C,・・・を導出し、モールドケース5中に可撓
性樹脂6で封入した混成集積回路装置7でちる、2枚の
回路基板1a、lbは、基板の可撓性を持たせる為に分
割したもので、接続線2a。
2c, . . . to form necessary interconnections, connect semiconductor elements and other mounted components 3a, 3b, and connect external terminals 4a, 4.
b, 4C, . The connection line 2a is divided for this reason.

2b、2c、・・・によ多回路的には一枚の回路基板と
等価な複合回路基板となる0 このような構造の混成集積回路装置をプリント配線板に
実装し九場合は、このプリント配線板が変形しても混成
集積回路装置にかかる応力は著しく軽減される。即ち、
第3図(a)に示すように、プリント配線板8が平担な
状態で混成集積回路装置7の端子4a、4b、4c、・
・・がはんだ付は固定された後、同図(b)に示すよう
にプリント配線板8      うか変形しても、回路
基板1a、lb間は接続線2部分で容易に折れ曲が9、
回路基板1a、lbを一体と見比時の等測的な弾性係数
が小さくなり、混成集積回路装置ヱに加わる応力は著し
く軽減される。この時樹脂6は可撓性のあるものを選び
、基板1a、lb間の可撓性を防げない配yI1.をす
る。
2b, 2c, . . . When a hybrid integrated circuit device with such a structure is mounted on a printed wiring board, it becomes a composite circuit board that is equivalent to a single circuit board in terms of multiple circuits. Even if the wiring board is deformed, the stress applied to the hybrid integrated circuit device is significantly reduced. That is,
As shown in FIG. 3(a), when the printed wiring board 8 is flat, the terminals 4a, 4b, 4c, .
Even if the printed wiring board 8 is deformed after the soldering is fixed, the connection wire 2 between the circuit boards 1a and lb will easily bend 9.
When the circuit boards 1a and 1b are considered as one body, the isometric elastic modulus is reduced, and the stress applied to the hybrid integrated circuit device is significantly reduced. At this time, the resin 6 is selected to be flexible, and the arrangement yI1 that does not prevent flexibility between the substrates 1a and lb. do.

〔発明の効果〕〔Effect of the invention〕

以上の如く、本発明によればプリント配線板の変形に対
して混成集積回路装置に発生する応力を著しく緩和でき
るので、特に大型の回路基板を使用する混成集積回路装
置において端子接続の破壊又は混成集積回路装置自身の
破壊を防ぐのに極めて有益でちる。
As described above, according to the present invention, the stress generated in the hybrid integrated circuit device due to the deformation of the printed wiring board can be significantly alleviated. This is extremely useful in preventing damage to the integrated circuit device itself.

なお、上述の実施例では回路基板を1aおよび1bの2
枚に分割して構成した場合について述べたが、必要に応
じて3枚以上に分割して応力緩和の効果をさらに高める
ことも可能でちる。
In addition, in the above-mentioned embodiment, two circuit boards 1a and 1b are used.
Although the case where the structure is divided into two sheets has been described, it is also possible to further enhance the effect of stress relaxation by dividing the structure into three or more sheets, if necessary.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の混成集積回路装置の実施例の主要部分
を示す斜視図、第2図は該装置の部分断面図、第3図(
a) 、 (b)は該装置の印刷配線板への実装後の変
形を示す部分断面図である。また第4図は従来の混成集
積回路装置の一例の主要部分を示す斜視図、第5図は該
装置の部分断面図、第6図(a) l (b)は該装置
の印刷配線板への実装後の菱形を示す部分断面図である
。 なお、図において、1a、1b、11・・・・・・回路
基板、2a 、2b 、2cm・・−・・接続線、3a
、3b。 13 a 、 l 3 b・−−−−−搭載部品、4 
a 、 4 br 4 cr14a、14b、14cm
・・・・・外部端子、5,15・・・・・・モールドケ
ース、6.16・・・・・・樹脂、7,17・・・・・
・混成集積回路装置、8,18・・・・・・印刷配線板
、でちる。 #4 凹 /a  14a tub 14C 第6 目に) 第5 凹 第6図(b)
FIG. 1 is a perspective view showing the main parts of an embodiment of the hybrid integrated circuit device of the present invention, FIG. 2 is a partial sectional view of the device, and FIG.
a) and (b) are partial cross-sectional views showing deformation of the device after it is mounted on a printed wiring board. 4 is a perspective view showing the main parts of an example of a conventional hybrid integrated circuit device, FIG. 5 is a partial sectional view of the device, and FIG. FIG. 3 is a partial cross-sectional view showing a rhombus after being mounted. In the figure, 1a, 1b, 11... circuit board, 2a, 2b, 2cm... connection wire, 3a
, 3b. 13a, l3b・----Mounted parts, 4
a, 4 br 4 cr14a, 14b, 14cm
...External terminal, 5,15...Mold case, 6.16...Resin, 7,17...
・Hybrid integrated circuit device, 8, 18...Printed wiring board, dechiru. #4 concave/a 14a tube 14C 6th) 5th concave Fig. 6 (b)

Claims (1)

【特許請求の範囲】[Claims]  回路基板を複数に分割し該基板間を接続線で接続する
ことにより可撓性を持たせた複合回路基板を用いたこと
を特徴とする混成集積回路装置。
A hybrid integrated circuit device characterized by using a composite circuit board that is made flexible by dividing the circuit board into a plurality of parts and connecting the boards with connection lines.
JP21901784A 1984-10-18 1984-10-18 Hybrid ic device Pending JPS6197895A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21901784A JPS6197895A (en) 1984-10-18 1984-10-18 Hybrid ic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21901784A JPS6197895A (en) 1984-10-18 1984-10-18 Hybrid ic device

Publications (1)

Publication Number Publication Date
JPS6197895A true JPS6197895A (en) 1986-05-16

Family

ID=16728946

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21901784A Pending JPS6197895A (en) 1984-10-18 1984-10-18 Hybrid ic device

Country Status (1)

Country Link
JP (1) JPS6197895A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007026945A1 (en) * 2005-08-31 2007-03-08 Sanyo Electric Co., Ltd. Circuit device and method for manufacturing same

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007026945A1 (en) * 2005-08-31 2007-03-08 Sanyo Electric Co., Ltd. Circuit device and method for manufacturing same
US7935899B2 (en) 2005-08-31 2011-05-03 Sanyo Electric Co., Ltd. Circuit device and method of manufacturing the same
JP5378683B2 (en) * 2005-08-31 2013-12-25 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー Circuit device and manufacturing method thereof

Similar Documents

Publication Publication Date Title
US4764848A (en) Surface mounted array strain relief device
JPH0679990A (en) Ic memory card
JP2009094099A (en) Structure of connection part of flexible substrate, flexible substrate and flat panel display device
JPH0422075A (en) Device for connecting wiring
JPS6197895A (en) Hybrid ic device
JP2000196205A (en) Flexible printed board
US11963295B2 (en) Circuit apparatus, manufacturing method thereof and circuit system
JPS62249796A (en) Integrated circuit card
JPH0341486Y2 (en)
JPH0524554Y2 (en)
JPH0595073U (en) Component mounting structure on circuit board
JPH0595074U (en) Circuit board
JPS63173384A (en) Integrated circuit module
JP2001135676A (en) Support substrate and liquid crystal display device for semiconductor device having wiring pattern
JP2550477B2 (en) Memory device component mounting plate and memory unit
JPH05206361A (en) Semiconductor device
JPH04338599A (en) Mounting board and mounting structure thereof
JPH0713181A (en) Connecting structure between outer lead of film carrier and printed circuit board terminal
JP2002353589A (en) Terminal connection structure of substrate
JPS593989A (en) Wiring device
JPS62236793A (en) Integrated circuit card
JPH04307988A (en) Electronic unit
JPH0542791A (en) Ic card
JP2568812B2 (en) Mounted body
JPS5961099A (en) Printed circuit board assembly