JPS6193899U - - Google Patents
Info
- Publication number
- JPS6193899U JPS6193899U JP17680784U JP17680784U JPS6193899U JP S6193899 U JPS6193899 U JP S6193899U JP 17680784 U JP17680784 U JP 17680784U JP 17680784 U JP17680784 U JP 17680784U JP S6193899 U JPS6193899 U JP S6193899U
- Authority
- JP
- Japan
- Prior art keywords
- logic gate
- input terminal
- biasing
- logic
- biasing means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 2
- 239000000758 substrate Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Semiconductor Memories (AREA)
Description
第1図及び第2図はそれぞれ本考案の第1及び
第2の実施例の入力回路を示す回路図、第3図は
本考案の第1、第2の実施例の構成を示すブロツ
ク図である。
1……LSI、2……ROM、3……入力回路
、4……制御回路、5……出力回路、6……正電
源、7……負電源、8,9……抵抗、10,11
……接続端、12,13……入力端、14……入
力端子、15……論理ゲート、16……Pチヤン
ネルMOSトランジスタ、17……Nチヤンネル
MOSトランジスタ。
1 and 2 are circuit diagrams showing the input circuits of the first and second embodiments of the present invention, respectively, and FIG. 3 is a block diagram showing the configuration of the first and second embodiments of the present invention. be. 1...LSI, 2...ROM, 3...Input circuit, 4...Control circuit, 5...Output circuit, 6...Positive power supply, 7...Negative power supply, 8, 9...Resistance, 10, 11
... Connection end, 12, 13 ... Input end, 14 ... Input terminal, 15 ... Logic gate, 16 ... P channel MOS transistor, 17 ... N channel MOS transistor.
Claims (1)
リと入力回路を含む半導体集積回路において、前
記入力回路が、論理ゲートと、該論理ゲートの入
力端子を所定のインピーダンスで第1の論理レベ
ルにバイアスする第1のバイアス手段及び所定の
インピーダンスで第2の論理レベルにバイアスす
る第2のバイアス手段と、前記論理ゲートの入力
端に対し前記第1のバイアス手段のみを接続する
かあるいに前記第2のバイアス手段のみを接続す
るかあるいは前記第1及び第2のバイアス手段の
いずれも接続しないかの接続選択手段とを含むこ
とを特徴とする半導体集積回路。 In a semiconductor integrated circuit including at least a read-only memory and an input circuit on the same semiconductor substrate, the input circuit includes a logic gate and a first logic gate that biases an input terminal of the logic gate to a first logic level with a predetermined impedance. and a second biasing means for biasing to a second logic level with a predetermined impedance, and only the first biasing means is connected to the input terminal of the logic gate, or the second biasing means is connected to the input terminal of the logic gate. and connection selection means for connecting only the bias means or neither of the first and second bias means.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17680784U JPS6193899U (en) | 1984-11-21 | 1984-11-21 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17680784U JPS6193899U (en) | 1984-11-21 | 1984-11-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6193899U true JPS6193899U (en) | 1986-06-17 |
Family
ID=30734391
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17680784U Pending JPS6193899U (en) | 1984-11-21 | 1984-11-21 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6193899U (en) |
-
1984
- 1984-11-21 JP JP17680784U patent/JPS6193899U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6193899U (en) | ||
JPS6112634Y2 (en) | ||
JPS6193898U (en) | ||
JPS5810113U (en) | integrated circuit | |
JPH0281062U (en) | ||
JPH0282051U (en) | ||
JPS5942646U (en) | input circuit | |
JPS6079754U (en) | Semiconductor integrated circuit device | |
JPS5984933U (en) | level shift circuit | |
JPH0157822U (en) | ||
JPS6155300U (en) | ||
JPS63183711U (en) | ||
JPS618316U (en) | Constant current output circuit | |
JPH02138312U (en) | ||
JPS61124128U (en) | ||
JPS58182513U (en) | Output circuit | |
JPS6155298U (en) | ||
JPH0195742U (en) | ||
JPH01112061U (en) | ||
JPS6359335U (en) | ||
JPS61103718U (en) | ||
JPH0292202U (en) | ||
JPH0191333U (en) | ||
JPH02147934U (en) | ||
JPS6283299U (en) |