JPS6181668A - Mos集積回路とその製造方法 - Google Patents

Mos集積回路とその製造方法

Info

Publication number
JPS6181668A
JPS6181668A JP60137653A JP13765385A JPS6181668A JP S6181668 A JPS6181668 A JP S6181668A JP 60137653 A JP60137653 A JP 60137653A JP 13765385 A JP13765385 A JP 13765385A JP S6181668 A JPS6181668 A JP S6181668A
Authority
JP
Japan
Prior art keywords
gate
layer
contact
metal
oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60137653A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0577175B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
ジエームス エム.マツクデービツド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPS6181668A publication Critical patent/JPS6181668A/ja
Publication of JPH0577175B2 publication Critical patent/JPH0577175B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53257Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/62Electrodes ohmically coupled to a semiconductor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/66Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/665Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of elemental metal contacting the insulator, e.g. tungsten or molybdenum
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/90MOSFET type gate sidewall insulating spacer

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP60137653A 1984-06-25 1985-06-24 Mos集積回路とその製造方法 Granted JPS6181668A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/624,166 US4736233A (en) 1984-06-25 1984-06-25 Interconnect and contact system for metal-gate MOS VLSI devices
US624166 1984-06-25

Publications (2)

Publication Number Publication Date
JPS6181668A true JPS6181668A (ja) 1986-04-25
JPH0577175B2 JPH0577175B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-10-26

Family

ID=24500930

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60137653A Granted JPS6181668A (ja) 1984-06-25 1985-06-24 Mos集積回路とその製造方法

Country Status (2)

Country Link
US (1) US4736233A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS6181668A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0828432B2 (ja) * 1986-11-12 1996-03-21 株式会社日立製作所 半導体集積回路装置
JP2694395B2 (ja) * 1991-04-17 1997-12-24 三菱電機株式会社 半導体装置およびその製造方法
KR0166824B1 (ko) * 1995-12-19 1999-02-01 문정환 반도체 소자의 제조방법
KR100277911B1 (ko) * 1996-06-10 2001-02-01 김영환 반도체소자 제조방법

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4141222A (en) * 1977-04-27 1979-02-27 Weatherking, Inc. Energy recovery system for refrigeration systems
US4384301A (en) * 1979-11-07 1983-05-17 Texas Instruments Incorporated High performance submicron metal-oxide-semiconductor field effect transistor device structure

Also Published As

Publication number Publication date
US4736233A (en) 1988-04-05
JPH0577175B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-10-26

Similar Documents

Publication Publication Date Title
US4672419A (en) Metal gate, interconnect and contact system for VLSI devices
US4319395A (en) Method of making self-aligned device
US4329706A (en) Doped polysilicon silicide semiconductor integrated circuit interconnections
US4505027A (en) Method of making MOS device using metal silicides or polysilicon for gates and impurity source for active regions
US4945070A (en) Method of making cmos with shallow source and drain junctions
US4109372A (en) Method for making an insulated gate field effect transistor utilizing a silicon gate and silicide interconnection vias
US4364166A (en) Semiconductor integrated circuit interconnections
JP2749750B2 (ja) 集積回路チップの製造方法
JPH06177154A (ja) Mos fetの製造方法と構造
JPS61198780A (ja) 半導体装置の製造方法
US5213990A (en) Method for forming a stacked semiconductor structure
US7176096B1 (en) Transistor gate and local interconnect
JPH0361338B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5521416A (en) Semiconductor device having gate electrode and impurity diffusion layer different in conductivity type and method of manufacturing the same
JPS6181668A (ja) Mos集積回路とその製造方法
US5554549A (en) Salicide process for FETs
US5834811A (en) Salicide process for FETs
US4874720A (en) Method of making a metal-gate MOS VLSI device
US6090673A (en) Device contact structure and method for fabricating same
US5236852A (en) Method for contacting a semiconductor device
JP2003060092A (ja) 半導体記憶装置及びその製造方法
JP2557206B2 (ja) 半導体素子の製造方法
JP3063703B2 (ja) Mos型半導体装置およびその製造方法
DE3375860D1 (en) Method of manufacturing integrated mos field effect transistors with an additional interconnection level consisting of metal silicides
JPH1187701A (ja) 半導体装置及び半導体装置の製造方法

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term