JPS6161425B2 - - Google Patents
Info
- Publication number
- JPS6161425B2 JPS6161425B2 JP55108658A JP10865880A JPS6161425B2 JP S6161425 B2 JPS6161425 B2 JP S6161425B2 JP 55108658 A JP55108658 A JP 55108658A JP 10865880 A JP10865880 A JP 10865880A JP S6161425 B2 JPS6161425 B2 JP S6161425B2
- Authority
- JP
- Japan
- Prior art keywords
- information
- input
- instruction code
- bus
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3818—Decoding for concurrent execution
- G06F9/3822—Parallel decoding, e.g. parallel decode units
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10865880A JPS5734258A (en) | 1980-08-07 | 1980-08-07 | Integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10865880A JPS5734258A (en) | 1980-08-07 | 1980-08-07 | Integrated circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5734258A JPS5734258A (en) | 1982-02-24 |
JPS6161425B2 true JPS6161425B2 (enrdf_load_stackoverflow) | 1986-12-25 |
Family
ID=14490383
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10865880A Granted JPS5734258A (en) | 1980-08-07 | 1980-08-07 | Integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5734258A (enrdf_load_stackoverflow) |
-
1980
- 1980-08-07 JP JP10865880A patent/JPS5734258A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5734258A (en) | 1982-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4315321A (en) | Method and apparatus for enhancing the capabilities of a computing system | |
JPS6231439B2 (enrdf_load_stackoverflow) | ||
US4296467A (en) | Rotating chip selection technique and apparatus | |
JPH0374796B2 (enrdf_load_stackoverflow) | ||
US4433412A (en) | Method and apparatus for testing and verifying the operability of register based state machine apparatus | |
US4253142A (en) | Method and apparatus for speeding up the determination of a microinstruction address in a data processing system | |
EP0358773B1 (en) | Microcomputer | |
US4524417A (en) | Timing signal controlled information processing system | |
JPS6161425B2 (enrdf_load_stackoverflow) | ||
US5210758A (en) | Means and method for detecting and correcting microinstruction errors | |
JP2583055B2 (ja) | Icテストシステム | |
US3247490A (en) | Computer memory system | |
US4513400A (en) | Circuit for reading out address data applied to a memory in a one-chip microcomputer | |
JPS6122820B2 (enrdf_load_stackoverflow) | ||
EP0232797A2 (en) | Pseudo-microprogramming in microprocessor with compressed control ROM and with strip layout of busses, alu and registers | |
JP2554378B2 (ja) | マイクロコンピュータ及びそのテスト方法 | |
JPS5939777B2 (ja) | 制御記憶装置 | |
JPS63307543A (ja) | デバッグ装置 | |
JP2616714B2 (ja) | 半導体記憶装置 | |
JPS6355090B2 (enrdf_load_stackoverflow) | ||
JPH0792768B2 (ja) | マイクロコンピュータ | |
JPH024014B2 (enrdf_load_stackoverflow) | ||
JPS5984536A (ja) | 集積回路 | |
JPS6236318B2 (enrdf_load_stackoverflow) | ||
JPS6379136A (ja) | マイクロプログラム制御装置 |