JPS6160352U - - Google Patents
Info
- Publication number
- JPS6160352U JPS6160352U JP1984142363U JP14236384U JPS6160352U JP S6160352 U JPS6160352 U JP S6160352U JP 1984142363 U JP1984142363 U JP 1984142363U JP 14236384 U JP14236384 U JP 14236384U JP S6160352 U JPS6160352 U JP S6160352U
- Authority
- JP
- Japan
- Prior art keywords
- storage device
- address
- signal
- control signal
- supplying
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984142363U JPS6160352U (en:Method) | 1984-09-21 | 1984-09-21 | |
| KR2019850008323U KR900009212Y1 (ko) | 1984-09-21 | 1985-07-05 | 어드레스 제어장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984142363U JPS6160352U (en:Method) | 1984-09-21 | 1984-09-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6160352U true JPS6160352U (en:Method) | 1986-04-23 |
Family
ID=30700685
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1984142363U Pending JPS6160352U (en:Method) | 1984-09-21 | 1984-09-21 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS6160352U (en:Method) |
| KR (1) | KR900009212Y1 (en:Method) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5210737B2 (en:Method) * | 1973-03-02 | 1977-03-25 | ||
| JPS58225458A (ja) * | 1982-06-25 | 1983-12-27 | Nec Corp | シングル・チツプ・マイクロコンピユ−タ |
| JPS59144966A (ja) * | 1983-02-08 | 1984-08-20 | Nec Corp | デ−タ処理装置 |
-
1984
- 1984-09-21 JP JP1984142363U patent/JPS6160352U/ja active Pending
-
1985
- 1985-07-05 KR KR2019850008323U patent/KR900009212Y1/ko not_active Expired
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5210737B2 (en:Method) * | 1973-03-02 | 1977-03-25 | ||
| JPS58225458A (ja) * | 1982-06-25 | 1983-12-27 | Nec Corp | シングル・チツプ・マイクロコンピユ−タ |
| JPS59144966A (ja) * | 1983-02-08 | 1984-08-20 | Nec Corp | デ−タ処理装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR860004022U (ko) | 1986-04-25 |
| KR900009212Y1 (ko) | 1990-10-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2024433A1 (en) | Main memory control system | |
| JPS6160352U (en:Method) | ||
| JPH022751U (en:Method) | ||
| JPS59118048U (ja) | 双方向ダイレクトメモリアクセス転送回路 | |
| JPS6320253U (en:Method) | ||
| JPS59113841U (ja) | 主記憶構成制御装置 | |
| JPS6134650A (ja) | 記憶装置 | |
| JPH0214149U (en:Method) | ||
| JPH01172155U (en:Method) | ||
| JPS59130294U (ja) | システム制御装置 | |
| JPS60158203U (ja) | シ−ケンサ | |
| JPS6214536U (en:Method) | ||
| JPS63118646U (en:Method) | ||
| JPH026340U (en:Method) | ||
| JPS6413568U (en:Method) | ||
| JPS6431450U (en:Method) | ||
| JPS5894197U (ja) | 情報書込み器 | |
| JPS61180341U (en:Method) | ||
| EP0724219A3 (en) | Memory system for storing information data and state-of-radio-transmission data | |
| JPS59130292U (ja) | システム制御装置 | |
| JPS6413096U (en:Method) | ||
| JPS5983855U (ja) | エレベ−タ制御装置の出力装置 | |
| JPS57201000A (en) | Bit shift control system of sequential access memory | |
| JPS58176300U (ja) | 走査システム | |
| JPS59130293U (ja) | システム制御装置 |