JPS6158981B2 - - Google Patents

Info

Publication number
JPS6158981B2
JPS6158981B2 JP55051374A JP5137480A JPS6158981B2 JP S6158981 B2 JPS6158981 B2 JP S6158981B2 JP 55051374 A JP55051374 A JP 55051374A JP 5137480 A JP5137480 A JP 5137480A JP S6158981 B2 JPS6158981 B2 JP S6158981B2
Authority
JP
Japan
Prior art keywords
conductivity type
film
region
layer
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55051374A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56147468A (en
Inventor
Tadashi Hirao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP5137480A priority Critical patent/JPS56147468A/ja
Publication of JPS56147468A publication Critical patent/JPS56147468A/ja
Publication of JPS6158981B2 publication Critical patent/JPS6158981B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8222Bipolar technology
    • H01L21/8226Bipolar technology comprising merged transistor logic or integrated injection logic

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Bipolar Transistors (AREA)
  • Bipolar Integrated Circuits (AREA)
JP5137480A 1980-04-17 1980-04-17 Manufacture of semiconductor integrated circuit device Granted JPS56147468A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5137480A JPS56147468A (en) 1980-04-17 1980-04-17 Manufacture of semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5137480A JPS56147468A (en) 1980-04-17 1980-04-17 Manufacture of semiconductor integrated circuit device

Publications (2)

Publication Number Publication Date
JPS56147468A JPS56147468A (en) 1981-11-16
JPS6158981B2 true JPS6158981B2 (US20030204162A1-20031030-M00001.png) 1986-12-13

Family

ID=12885162

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5137480A Granted JPS56147468A (en) 1980-04-17 1980-04-17 Manufacture of semiconductor integrated circuit device

Country Status (1)

Country Link
JP (1) JPS56147468A (US20030204162A1-20031030-M00001.png)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63196379U (US20030204162A1-20031030-M00001.png) * 1987-06-08 1988-12-16
JPH0379112B2 (US20030204162A1-20031030-M00001.png) * 1987-12-26 1991-12-17 Ohara Kk
JPH0453627B2 (US20030204162A1-20031030-M00001.png) * 1988-02-16 1992-08-27 Ohara Kk

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63196379U (US20030204162A1-20031030-M00001.png) * 1987-06-08 1988-12-16
JPH0379112B2 (US20030204162A1-20031030-M00001.png) * 1987-12-26 1991-12-17 Ohara Kk
JPH0453627B2 (US20030204162A1-20031030-M00001.png) * 1988-02-16 1992-08-27 Ohara Kk

Also Published As

Publication number Publication date
JPS56147468A (en) 1981-11-16

Similar Documents

Publication Publication Date Title
EP0083816B1 (en) Semiconductor device having an interconnection pattern
JPS622708B2 (US20030204162A1-20031030-M00001.png)
JPS63199463A (ja) バイポーラとmosトランジスタを有するデバイスを作成する方法
JPS6159852A (ja) 半導体装置の製造方法
US4404737A (en) Method for manufacturing a semiconductor integrated circuit utilizing polycrystalline silicon deposition, oxidation and etching
US6008524A (en) Integrated injection logic semiconductor device
JPH0241170B2 (US20030204162A1-20031030-M00001.png)
JPH0645537A (ja) 集積回路の製造方法
JPS60202965A (ja) 改良した酸化物画定型トランジスタの製造方法及びその結果得られる構成体
JPS6158981B2 (US20030204162A1-20031030-M00001.png)
US4675983A (en) Method of making a semiconductor including forming graft/extrinsic and intrinsic base regions
JPH07130898A (ja) 半導体装置およびその製造方法
JP2538077B2 (ja) 半導体装置の製造方法
JP2003258219A (ja) 光半導体集積回路装置の製造方法
KR930004720B1 (ko) 반도체장치 및 그 제조방법
JPH0128507B2 (US20030204162A1-20031030-M00001.png)
JPH0358172B2 (US20030204162A1-20031030-M00001.png)
KR930004299B1 (ko) I²l소자 및 그 제조방법
EP0145036B1 (en) A semidonductor device having an interconnection structure
JPS58107645A (ja) 半導体装置の製法
KR100206579B1 (ko) 집적 주입 논리(i l) 소자 및 그 제조 방법
JPS6248388B2 (US20030204162A1-20031030-M00001.png)
JPS6155782B2 (US20030204162A1-20031030-M00001.png)
JPH0157506B2 (US20030204162A1-20031030-M00001.png)
JPS644351B2 (US20030204162A1-20031030-M00001.png)