JPS6155141B2 - - Google Patents
Info
- Publication number
- JPS6155141B2 JPS6155141B2 JP54058916A JP5891679A JPS6155141B2 JP S6155141 B2 JPS6155141 B2 JP S6155141B2 JP 54058916 A JP54058916 A JP 54058916A JP 5891679 A JP5891679 A JP 5891679A JP S6155141 B2 JPS6155141 B2 JP S6155141B2
- Authority
- JP
- Japan
- Prior art keywords
- flip
- flop
- clock
- reset
- system clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 1
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5891679A JPS55150030A (en) | 1979-05-14 | 1979-05-14 | Clock switching synchronous circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5891679A JPS55150030A (en) | 1979-05-14 | 1979-05-14 | Clock switching synchronous circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55150030A JPS55150030A (en) | 1980-11-21 |
JPS6155141B2 true JPS6155141B2 (enrdf_load_stackoverflow) | 1986-11-26 |
Family
ID=13098139
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5891679A Granted JPS55150030A (en) | 1979-05-14 | 1979-05-14 | Clock switching synchronous circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55150030A (enrdf_load_stackoverflow) |
-
1979
- 1979-05-14 JP JP5891679A patent/JPS55150030A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS55150030A (en) | 1980-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4970405A (en) | Clock selection circuit for selecting one of a plurality of clock pulse signals | |
US4095267A (en) | Clock pulse control system for microcomputer systems | |
US6266780B1 (en) | Glitchless clock switch | |
JPS6155141B2 (enrdf_load_stackoverflow) | ||
JPH01164114A (ja) | レジスタ装置 | |
KR900000087B1 (ko) | 병렬 동기 운전장치 | |
JP2621205B2 (ja) | 分周回路 | |
US3538344A (en) | Synchronized starting of redundant digital dividers | |
Strom | Proof of the equivalent realizability of a time-bounded arbiter and a runt-free inertial delay | |
JPS63282820A (ja) | クロック信号切換え方式 | |
JPH07297857A (ja) | モード切り替えインタフェース回路 | |
JP2765835B2 (ja) | 信号検出回路 | |
JPH0221177B2 (enrdf_load_stackoverflow) | ||
JPH0641391Y2 (ja) | 論理回路 | |
JPH0425215A (ja) | R―sフリップフロップ回路 | |
JPH05297976A (ja) | クロック切替回路 | |
JP2693798B2 (ja) | 制御信号発生回路 | |
JPH0210418A (ja) | 同期化論理回路 | |
JPH0331007B2 (enrdf_load_stackoverflow) | ||
JPH0690657B2 (ja) | クロツク切替回路 | |
JPS59231668A (ja) | 二重化クロツク信号切替方式 | |
JPS61140216A (ja) | サンプリングクロツク供給監視回路 | |
JPH01317020A (ja) | クロック周波数切換方式 | |
JPH04319815A (ja) | バス回路 | |
JPH0444967B2 (enrdf_load_stackoverflow) |