JPS6153743B2 - - Google Patents

Info

Publication number
JPS6153743B2
JPS6153743B2 JP54030256A JP3025679A JPS6153743B2 JP S6153743 B2 JPS6153743 B2 JP S6153743B2 JP 54030256 A JP54030256 A JP 54030256A JP 3025679 A JP3025679 A JP 3025679A JP S6153743 B2 JPS6153743 B2 JP S6153743B2
Authority
JP
Japan
Prior art keywords
output
circuit
logic
flip
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54030256A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55123745A (en
Inventor
Yoshihiro Kasuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP3025679A priority Critical patent/JPS55123745A/ja
Priority to FR8005815A priority patent/FR2451672A1/fr
Priority to GB8008774A priority patent/GB2049958B/en
Priority to DE3009945A priority patent/DE3009945C2/de
Priority to US06/130,687 priority patent/US4366393A/en
Publication of JPS55123745A publication Critical patent/JPS55123745A/ja
Priority to GB08311223A priority patent/GB2125170B/en
Priority to US06/545,608 priority patent/US4536881A/en
Publication of JPS6153743B2 publication Critical patent/JPS6153743B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP3025679A 1979-03-15 1979-03-15 Logic integrated circuit easy to check Granted JPS55123745A (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP3025679A JPS55123745A (en) 1979-03-15 1979-03-15 Logic integrated circuit easy to check
FR8005815A FR2451672A1 (fr) 1979-03-15 1980-03-14 Circuit logique integre pour l'execution de tests
GB8008774A GB2049958B (en) 1979-03-15 1980-03-14 Integrated logic circuit adapted to performance tests
DE3009945A DE3009945C2 (de) 1979-03-15 1980-03-14 Funktionsprüfbarer, integrierter Schaltkreis
US06/130,687 US4366393A (en) 1979-03-15 1980-03-17 Integrated logic circuit adapted to performance tests
GB08311223A GB2125170B (en) 1979-03-15 1983-04-25 Integrated logic circuit adapted to performance tests
US06/545,608 US4536881A (en) 1979-03-15 1983-10-27 Integrated logic circuit adapted to performance tests

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3025679A JPS55123745A (en) 1979-03-15 1979-03-15 Logic integrated circuit easy to check

Publications (2)

Publication Number Publication Date
JPS55123745A JPS55123745A (en) 1980-09-24
JPS6153743B2 true JPS6153743B2 (cg-RX-API-DMAC10.html) 1986-11-19

Family

ID=12298618

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3025679A Granted JPS55123745A (en) 1979-03-15 1979-03-15 Logic integrated circuit easy to check

Country Status (1)

Country Link
JP (1) JPS55123745A (cg-RX-API-DMAC10.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4513418A (en) * 1982-11-08 1985-04-23 International Business Machines Corporation Simultaneous self-testing system
US4503537A (en) * 1982-11-08 1985-03-05 International Business Machines Corporation Parallel path self-testing system

Also Published As

Publication number Publication date
JPS55123745A (en) 1980-09-24

Similar Documents

Publication Publication Date Title
US4536881A (en) Integrated logic circuit adapted to performance tests
US4974184A (en) Maximum length pseudo-random test pattern generator via feedback network modification
US6108806A (en) Method of testing and diagnosing field programmable gate arrays
US4768196A (en) Programmable logic array
EP0190494B1 (en) Circuit arrangement for use in an integrated circuit having built in self-test design
US7925947B1 (en) X-canceling multiple-input signature register (MISR) for compacting output responses with unknowns
JPH0756760B2 (ja) メモリ自己検査システム及び方法
JPH06281699A (ja) デジタル集積回路の疑似完全な自己検査方法とその装置及びテストポイントコンパクタ
EP0297398B1 (en) A processing pulse control circuit
EP0266873B1 (en) Programmable logic array
US20020078412A1 (en) Built-in self test for a programmable logic device using linear feedback shift registers and hierarchical signature generation
US5029171A (en) Test vector generation system
US7308627B2 (en) Self-timed reliability and yield vehicle with gated data and clock
JPS6153743B2 (cg-RX-API-DMAC10.html)
US11592482B1 (en) Scan channel slicing for compression-mode testing of scan chains
US10998075B2 (en) Built-in self-test for bit-write enabled memory arrays
US5199035A (en) Logic circuit for reliability and yield enhancement
US4780627A (en) Testing programmable logic arrays
JPH06201801A (ja) Ｂｉｓｔ回路に用いるための改良されたデータ分析器および分析方法
US10955470B1 (en) Method to improve testability using 2-dimensional exclusive or (XOR) grids
US8312332B2 (en) Device and method for testing and for diagnosing digital circuits
JPS6153741B2 (cg-RX-API-DMAC10.html)
US6861864B2 (en) Self-timed reliability and yield vehicle array
TWI490874B (zh) 使用扇出／扇入矩陣之錯誤捕捉隨機存取記憶體支援技術
JP2727014B2 (ja) 試験パターン発生器