JPS6151549U - - Google Patents
Info
- Publication number
- JPS6151549U JPS6151549U JP13544084U JP13544084U JPS6151549U JP S6151549 U JPS6151549 U JP S6151549U JP 13544084 U JP13544084 U JP 13544084U JP 13544084 U JP13544084 U JP 13544084U JP S6151549 U JPS6151549 U JP S6151549U
- Authority
- JP
- Japan
- Prior art keywords
- gate circuit
- asynchronous signal
- circuit
- gate
- selection circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Bus Control (AREA)
Description
第１図は本考案による非動期信号選択回路を示
す回路図、第２図は従来例の回路図である。
７〜９，１４，１５…ナンドゲート、１０〜１
２…インバータ、１３…アンドゲート。
FIG. 1 is a circuit diagram showing a non-active period signal selection circuit according to the present invention, and FIG. 2 is a circuit diagram of a conventional example. 7-9, 14, 15...Nand Gate, 10-1
2...Inverter, 13...And gate.
Claims (1)
るための選択回路において、各ＣＰＵからの非同
期信号を入力する第１のゲート回路と、該第１の
ゲート回路に対して非同期信号の優先順位を与え
る第２のゲート回路とから構成されることを特徴
とする非同期信号選択回路。 In a selection circuit for accessing a device shared by a plurality of CPUs, a first gate circuit inputs an asynchronous signal from each CPU, and a second gate circuit gives priority to the asynchronous signal to the first gate circuit. An asynchronous signal selection circuit comprising: a gate circuit;
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13544084U JPS6151549U (en) | 1984-09-05 | 1984-09-05 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13544084U JPS6151549U (en) | 1984-09-05 | 1984-09-05 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6151549U true JPS6151549U (en) | 1986-04-07 |
Family
ID=30693928
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13544084U Pending JPS6151549U (en) | 1984-09-05 | 1984-09-05 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6151549U (en) |
-
1984
- 1984-09-05 JP JP13544084U patent/JPS6151549U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6151549U (en) | ||
| JPH0267446U (en) | ||
| JPS62201532U (en) | ||
| JPS6064500U (en) | memory circuit | |
| JPS6054334U (en) | integrated circuit device | |
| JPS5897666U (en) | Mutual monitoring device for multiple computer systems | |
| JPS62105554U (en) | ||
| JPH0183339U (en) | ||
| JPH03116448U (en) | ||
| JPS62183263U (en) | ||
| JPS6397149U (en) | ||
| JPS58174747U (en) | computer utilization meter | |
| JPH0288239U (en) | ||
| JPS5832543U (en) | shared storage | |
| JPH02126434U (en) | ||
| JPS6339753U (en) | ||
| JPS6175638U (en) | ||
| JPH02132399U (en) | ||
| JPS64331U (en) | ||
| JPS62100551U (en) | ||
| JPS61103750U (en) | ||
| JPS62199962U (en) | ||
| JPS63143948U (en) | ||
| JPS6384650U (en) | ||
| JPS6015549U (en) | Beam reinforcement |