JPS6148987A - Method of producing circuit board - Google Patents

Method of producing circuit board

Info

Publication number
JPS6148987A
JPS6148987A JP17089084A JP17089084A JPS6148987A JP S6148987 A JPS6148987 A JP S6148987A JP 17089084 A JP17089084 A JP 17089084A JP 17089084 A JP17089084 A JP 17089084A JP S6148987 A JPS6148987 A JP S6148987A
Authority
JP
Japan
Prior art keywords
electroless plating
layer
forming
hole
insulating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17089084A
Other languages
Japanese (ja)
Inventor
浅野 智明
大貫 秀文
安井 直
新 隆士
高雄 佐藤
健治 小林
三井 真一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP17089084A priority Critical patent/JPS6148987A/en
Publication of JPS6148987A publication Critical patent/JPS6148987A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 (技術分野) 本発明は、配線板の製造方法に関し、特に接着性を有す
る絶縁基板上に絶縁被膜ワイヤの回路パターンを布線固
着してなる配線板の製造方法に関する。
[Detailed Description of the Invention] (Technical Field) The present invention relates to a method for manufacturing a wiring board, and more particularly to a method for manufacturing a wiring board in which a circuit pattern of insulating coated wires is wired and fixed on an insulating substrate having adhesive properties. .

(背景) 近年、絶縁基板上に必要に応じて導体回路を形成した上
に絶縁性を有する接着剤層を介して絶縁被覆ワイヤの回
路パターンを布線固着した後、所望の位置に貫通孔を穿
設し、その貫通孔の内壁面に金属導体層を形成し絶縁被
覆ワイヤの芯線と接続することにより、各パダーン間を
電気的に接続した配線板、いわゆるマルチワイヤ配線板
が用いられるようになってきた。
(Background) In recent years, conductive circuits have been formed on an insulated substrate as necessary, and a circuit pattern of insulated wires has been fixed via an insulating adhesive layer, and then through-holes have been formed at desired positions. By forming a metal conductor layer on the inner wall surface of the through hole and connecting it to the core wire of the insulated wire, a so-called multi-wire wiring board, which electrically connects each padan, is used. It has become.

(従来技術) この種の従来配線板の代表的な製造方法の一例を第1図
を参照して説明する。
(Prior Art) An example of a typical manufacturing method of this type of conventional wiring board will be explained with reference to FIG.

第1図(a)の如く無電解めっき用触媒を含む絶縁基板
1の上に例えば電源層・地気層として使用できるように
パターン化した銅層2を片面または両面に形成する。次
に第1図(b)の如く絶縁基板1および銅層2に接して
無電解めっき用触媒を含む接゛着剤層3を形成した後、
第1図(C)の如く信号回路としての絶縁被覆ワイヤ4
の回路パターンを接着剤層3上に布線固着させる。次に
第1図(d)の如く布線固着の完了した絶縁被覆ワイヤ
4による回路パターンを保護し、かつ固着を確実なもの
とするために、無電解めっき用触媒を含むプリプレグを
積層接着して無電解めっきに対して触媒性を有する絶縁
層5を形成する。次に外表面に無電解めっきに対して触
媒性を有しない非整合マスク6を形成した後、第1図(
e)の如く所望の位置に絶縁被覆ワイヤ4、銅層2のど
ちらか一方または両方、を横切るように貫通孔7を穿設
し、絶縁被覆ワイヤ4および銅層2の少なくとも一部を
貫通孔7の内面に露出させた後、無電解めっき液に浸漬
して貫通孔7の内壁面に金属導体層8を被着してスルホ
ールを形成し、第1図(f)の如く非整合マスク6を除
去して目的の配線板を得ている。
As shown in FIG. 1(a), a patterned copper layer 2 is formed on one or both sides of an insulating substrate 1 containing a catalyst for electroless plating so that it can be used, for example, as a power supply layer or an earth layer. Next, as shown in FIG. 1(b), after forming an adhesive layer 3 containing an electroless plating catalyst in contact with the insulating substrate 1 and the copper layer 2,
Insulated wire 4 as a signal circuit as shown in Fig. 1(C)
The wiring pattern is fixed on the adhesive layer 3. Next, as shown in FIG. 1(d), prepreg containing a catalyst for electroless plating is laminated and bonded in order to protect the circuit pattern formed by the insulated wire 4 that has been fixed and to ensure the fixation. Then, an insulating layer 5 having catalytic properties for electroless plating is formed. Next, after forming a non-conforming mask 6 that does not have catalytic properties against electroless plating on the outer surface, as shown in FIG.
As shown in e), a through hole 7 is formed at a desired position so as to cross either or both of the insulated wire 4 and the copper layer 2, and at least a portion of the insulated wire 4 and the copper layer 2 are formed through the through hole. After exposing the inner surface of the through hole 7, a metal conductor layer 8 is deposited on the inner wall surface of the through hole 7 by immersing it in an electroless plating solution to form a through hole, and as shown in FIG. is removed to obtain the desired wiring board.

(従来の欠点) しかし上述の従来技術で製造された配線板は、絶縁基板
1、接着剤層3、絶縁層5のいずれにも無電解めっき用
触媒、例えば塩化パラジウム0.5〜10重量%を含ん
でいるため、(イ)基板の材料費が高く、(ロ)電気的
絶縁特性も劣り、(ハ)また特殊な材料となるため材料
の入手も困難である。に)さらにこのような配線板は、
製造工程の上でランド部の形成が困難である。そのため
、ランドの代わりにビートと呼ばれる突起を設けてはん
だ付は時のはんだ昇り性を改善していたが、配線板の取
扱いの際にビードを破損することが多発し問題となって
いた。
(Conventional disadvantages) However, in the wiring board manufactured by the above-mentioned conventional technique, the insulating substrate 1, the adhesive layer 3, and the insulating layer 5 all contain a catalyst for electroless plating, for example, 0.5 to 10% by weight of palladium chloride. (a) The material cost of the substrate is high, (b) the electrical insulation properties are poor, and (c) it is a special material that is difficult to obtain. ) Furthermore, such a wiring board is
It is difficult to form the land portion during the manufacturing process. For this reason, protrusions called beats were provided in place of lands to improve solder climbing properties during soldering, but this caused problems as the beads were frequently damaged when handling the wiring board.

(本発明の目的) 本発明の目的はかかる従来欠点を除去した配線板の製造
方法を提供することにある。
(Object of the present invention) An object of the present invention is to provide a method for manufacturing a wiring board that eliminates such conventional drawbacks.

すなわち、本発明配線板の製造方法は導体パターンを設
けた絶縁基板上に接着剤層を形成する工程と、接着剤層
上に絶縁被覆ワイヤを布線した後、その上に絶縁樹脂層
を形成する工程と、絶縁樹脂層上に無電解めっきレジス
ト被膜を形成した後、所望の位置に貫通孔を穿孔し、卑
金属コロイド水溶液の無電解めっき触媒水溶液に浸漬し
て無電解めっき触媒を付与する工程と、無電解めっきレ
ジスト被膜上の無電解レジスト被膜上の無電解めっき触
媒を機械的手段で除去する工程と、貫通孔の内壁面と絶
縁樹脂層上の無電解めっきレジスト被膜に被われていな
い部分に無電解めっきの液に浸漬して金属導体層を形成
する工程とを含むことを特徴とする。
That is, the method for manufacturing the wiring board of the present invention includes the steps of forming an adhesive layer on an insulating substrate provided with a conductor pattern, and after wiring an insulated coated wire on the adhesive layer, forming an insulating resin layer thereon. and a step of forming an electroless plating resist film on the insulating resin layer, drilling through holes at desired positions, and applying an electroless plating catalyst by immersing it in an electroless plating catalyst aqueous solution of a base metal colloid aqueous solution. and a step of removing the electroless plating catalyst on the electroless resist film on the electroless plating resist film by mechanical means, and removing the electroless plating catalyst on the electroless plating resist film on the inner wall surface of the through hole and the insulating resin layer. The method is characterized in that it includes a step of immersing the portion in an electroless plating solution to form a metal conductor layer.

(実施例) 以下、本発明の製造方法の一実施例を第2図を参照して
説明する。第2図(a)の如く絶縁基板1の上に必要に
応じて例えば電源層・地気層として使用できるようにパ
ターン化した銅層2を片面または両面に形成する。次に
第2図(b)の如く、絶縁基板1および銅層2に接して
接着剤層3を形成した後、第2図(e)の如く信号回路
としての絶縁被覆ワイヤ4の回路パターンを接着剤層3
上に布線固着させる。次に第2図(d)の如く布線固着
の完了した絶縁被覆ワイヤ4による回路パターンを保護
し、かつ固着を確実なものとするためにプリプレグを積
層接着して絶縁層5を形成する。次に外表面の所望の位
置に無電解めっきレジスト被膜10を被着形成した後、
第2図(e)の如く所望の位置に絶縁被覆ワイヤ4、銅
層2のどちらか一方又は両者を横切るように貫通孔7を
穿設し、絶縁被僅ワイヤ4および銅層2の少なくとも一
部を貫通孔7の内面に露出させた後、温度40〜70℃
のアルカリ性の溶液中に浸漬して孔の内壁面を清浄化す
る。
(Example) An example of the manufacturing method of the present invention will be described below with reference to FIG. 2. As shown in FIG. 2(a), a patterned copper layer 2 is formed on one or both sides of an insulating substrate 1 so that it can be used as a power supply layer or an earth layer, if necessary. Next, as shown in FIG. 2(b), after forming an adhesive layer 3 in contact with the insulating substrate 1 and the copper layer 2, a circuit pattern of the insulating coated wire 4 as a signal circuit is formed as shown in FIG. 2(e). Adhesive layer 3
Attach the wire to the top. Next, as shown in FIG. 2(d), prepregs are laminated and bonded to form an insulating layer 5 in order to protect the circuit pattern formed by the insulated wire 4 which has been fixed and to ensure the fixing. Next, after forming an electroless plating resist film 10 at a desired position on the outer surface,
As shown in FIG. 2(e), a through hole 7 is bored at a desired position so as to cross either or both of the insulated wire 4 and the copper layer 2, and at least one of the insulated wire 4 and the copper layer 2 is After exposing the part to the inner surface of the through hole 7, the temperature is 40 to 70°C.
Clean the inner wall surface of the hole by immersing it in an alkaline solution.

次に第2図(f)のように卑金、!%(例えば銅)コロ
イド水溶液の無電解めっき融媒水溶液に浸漬して無電解
めっき触媒9を付与したのち、例えば、水を含ませたス
ポンジローラなどの機械的手段により無電解めっきレジ
スト被膜10上をこすって、無無電解めっきレジスト被
膜10上の無電解めっき触媒9を除去する。次に水洗し
た後、無電解めっき液に浸漬して貫通孔7の内壁面に金
属導体層8を被着してスルホールを形成し、目的の配線
板を得る(第2図(X))。
Next, as shown in Figure 2 (f), base gold! After applying an electroless plating catalyst 9 by immersing it in an electroless plating melting medium aqueous solution containing a colloidal solution of 10% (for example, copper), the electroless plating resist film 10 is coated by mechanical means such as a sponge roller soaked with water. The electroless plating catalyst 9 on the electroless plating resist film 10 is removed by rubbing. Next, after washing with water, the metal conductor layer 8 is deposited on the inner wall surface of the through hole 7 by immersing it in an electroless plating solution to form a through hole, thereby obtaining the desired wiring board (FIG. 2 (X)).

(効果) 以上、本発明製造方法により得られた配線板は、卑金属
コロイド水溶液の無電解めっき触媒を用いることにより
次の効果がある。(1)基板材料に触媒を含ませておく
必要がなく材料費が安くなる。(11)基板材料に触媒
を含まないので電気的絶縁特性が劣化しない。GiD通
常の基板材料が使えるので材料の入手が容易である。(
ψランド部が形成できるので、はんだ昇り性が良く通常
の配線板と同様の取扱いができる。
(Effects) The wiring board obtained by the manufacturing method of the present invention has the following effects by using the electroless plating catalyst of the base metal colloid aqueous solution. (1) There is no need to include a catalyst in the substrate material, reducing material costs. (11) Since the substrate material does not contain a catalyst, the electrical insulation properties do not deteriorate. Since GiD can use normal substrate materials, it is easy to obtain materials. (
Since the ψ land portion can be formed, the solder climbability is good and it can be handled in the same way as a normal wiring board.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)〜(f)は従来製造方法による配線板の製
造工程を示す断面図、第2図(a)〜(g)は本発明製
造方法による配線板の製造工程を示す断面図である。 1・・−・・・絶縁基板、2・・・・・・銅層、3・・
・・・・接着剤層、4・・・・・・絶縁被覆ワイヤ、5
・・・・・・絶縁樹脂層、6・・・・・・非整合マスク
、7・・・・・・貫通孔、8・・・・−・金属導体層、
9・・・・・・無電解めっき触媒、10・・・・・・無
電解めっきレジスト被膜。 )/図 5 第2図 1す 筋Z図
1(a) to (f) are cross-sectional views showing the manufacturing process of a wiring board by the conventional manufacturing method, and FIGS. 2(a) to (g) are sectional views showing the manufacturing process of the wiring board by the manufacturing method of the present invention. It is. 1...Insulating substrate, 2...Copper layer, 3...
... Adhesive layer, 4 ... Insulation coated wire, 5
...Insulating resin layer, 6 ... Mismatched mask, 7 ... Through hole, 8 ... Metal conductor layer,
9... Electroless plating catalyst, 10... Electroless plating resist film. )/Figure 5 Figure 2 1 Strain Z diagram

Claims (1)

【特許請求の範囲】[Claims] 導体パターンを設けた絶縁基板上に接着剤層を形成する
工程と、前記接着剤層上に絶縁被覆ワイヤを布線した後
、その上に絶縁樹脂層を形成する工程と、前記絶縁樹脂
層上に無電解めっきレジスト被膜を形成した後、所望の
位置に貫通孔を穿孔し、無電解めっき触媒水溶液に浸漬
して無電解めっき触媒を付与する工程と、前記無電解め
っきレジスト被膜上の無電解めっき触媒を除去する工程
と、前記貫通孔の内壁面と前記絶縁樹脂層上の無電解め
っきレジスト被膜に被われていない部分を無電解めっき
の液に浸漬して金属導体層を形成する工程とを有するこ
とを特徴とする配線板の製造方法。
a step of forming an adhesive layer on an insulating substrate provided with a conductor pattern; a step of laying an insulating coated wire on the adhesive layer and then forming an insulating resin layer thereon; and a step of forming an insulating resin layer on the insulating resin layer. After forming an electroless plating resist film on the electroless plating resist film, forming a through hole at a desired position and applying an electroless plating catalyst by immersing it in an electroless plating catalyst aqueous solution; a step of removing the plating catalyst; and a step of immersing the inner wall surface of the through hole and the portion of the insulating resin layer not covered with the electroless plating resist film in an electroless plating solution to form a metal conductor layer. A method of manufacturing a wiring board, comprising:
JP17089084A 1984-08-16 1984-08-16 Method of producing circuit board Pending JPS6148987A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17089084A JPS6148987A (en) 1984-08-16 1984-08-16 Method of producing circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17089084A JPS6148987A (en) 1984-08-16 1984-08-16 Method of producing circuit board

Publications (1)

Publication Number Publication Date
JPS6148987A true JPS6148987A (en) 1986-03-10

Family

ID=15913213

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17089084A Pending JPS6148987A (en) 1984-08-16 1984-08-16 Method of producing circuit board

Country Status (1)

Country Link
JP (1) JPS6148987A (en)

Similar Documents

Publication Publication Date Title
US3850711A (en) Method of forming printed circuit
JP2653905B2 (en) Printed circuit board manufacturing method and electronic component mounting method
JPS6148987A (en) Method of producing circuit board
JPH10284842A (en) Manufacture of multilayer wiring circuit board
JPS6336598A (en) Manufacture of wiring board
JPH1079568A (en) Manufacturing method of printed circuit board
JPS6148988A (en) Method of producing circuit board
JPS5815957B2 (en) Manufacturing method of printed wiring board with contacts
JPS6148989A (en) Method of producing circuit board
JP2795475B2 (en) Printed wiring board and manufacturing method thereof
JPS648478B2 (en)
JPH0563941B2 (en)
JP3095857B2 (en) Substrate for mounting electronic components
JPS643356B2 (en)
JPS6012795A (en) Circuit board and method of producing same
JPS5821834B2 (en) Manufacturing method for wiring boards
JPS6034094A (en) Method of producing printed circuit board
JPS62198199A (en) Manufacture of wiring board
JPS5922395A (en) Method of producing multiwire circuit board
JPS6387787A (en) Manufacture of printed wiring board
JPS6010800A (en) Method of producing metal core printed board
JPS59229893A (en) Method of producing circuit board
JPS5922397A (en) Method of producing multiwire circuit board
JPS61271898A (en) Soldering of through hole
JP2003224348A (en) High density printed wiring board and its manufacturing method