JPS6148266B2 - - Google Patents

Info

Publication number
JPS6148266B2
JPS6148266B2 JP54074680A JP7468079A JPS6148266B2 JP S6148266 B2 JPS6148266 B2 JP S6148266B2 JP 54074680 A JP54074680 A JP 54074680A JP 7468079 A JP7468079 A JP 7468079A JP S6148266 B2 JPS6148266 B2 JP S6148266B2
Authority
JP
Japan
Prior art keywords
polyimide
coating
film
semiconductor
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54074680A
Other languages
Japanese (ja)
Other versions
JPS55166942A (en
Inventor
Tokio Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP7468079A priority Critical patent/JPS55166942A/en
Publication of JPS55166942A publication Critical patent/JPS55166942A/en
Publication of JPS6148266B2 publication Critical patent/JPS6148266B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Description

【発明の詳細な説明】 この発明は、半導体装置、特に電気的、機械
的、及び又は化学的な保護のための被膜を有する
半導体装置に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a semiconductor device, and more particularly to a semiconductor device having a coating for electrical, mechanical, and/or chemical protection.

半導体素子の表面上に外部との電気的接続を行
なつた後シリコン系レジンで保護し、耐湿信頼性
を向上させる方法は一般的に知られている。この
場合、シリコン系レジンは、SiO2やPSG(フオス
フオシリケートガラス)膜上に塗布される。この
方法によりプラスチツク封止型の半導体装置の耐
湿信頼性が向上することが期待されるが、ポリイ
ミド系有機被膜を表面に有する半導体装置の場
合、シリコン系レジンはポリイミド系有機被膜と
の接着性が高く、プラスチツク封止工程で半導体
表面から剥離し、十分な耐湿信頼性が得られな
い。
A generally known method is to make electrical connections to the outside on the surface of a semiconductor element and then protect the semiconductor element with a silicon resin to improve moisture resistance reliability. In this case, the silicon-based resin is applied onto the SiO 2 or PSG (phosphorus phosphosilicate glass) film. This method is expected to improve the moisture resistance reliability of plastic-sealed semiconductor devices, but in the case of semiconductor devices that have a polyimide-based organic film on the surface, silicon-based resin has poor adhesion with the polyimide-based organic film. It is expensive and peels off from the semiconductor surface during the plastic sealing process, making it impossible to obtain sufficient moisture resistance reliability.

ポリイミド系有機被膜をその表面に有する半導
体装置の保護のためには、 (1) ポリイミド系有機被膜との接着性が良好なこ
と (2) 水分の吸湿率及び透過率が小さいこと (3) 塗布被膜がポリイミド系有機被膜に損傷を与
えるほどのストレスを生じさせないこと が必要である。
In order to protect a semiconductor device that has a polyimide-based organic film on its surface, (1) good adhesion with the polyimide-based organic film (2) low moisture absorption and permeability (3) coating It is necessary that the coating does not generate enough stress to damage the polyimide organic coating.

本発明は信頼性のすぐれた半導体装置を提供す
ることを目的としてなされたものであり、更に具
体的にはポリイミド系有機被膜をその構成要素と
して有する半導体素子上に、ポリイミド系有機被
膜と接着性が良好で、かつ水分の吸湿率が小さい
フツ素系樹脂被膜を形成し、半導体装置の外部あ
るいは封止材料からの水分の浸入、ストレス、α
線等高速粒子によるダメージから半導体素子を保
護し、信頼性を向上させることを目的とする。
The present invention has been made for the purpose of providing a semiconductor device with excellent reliability, and more specifically, a polyimide-based organic film and an adhesive bonding layer are formed on a semiconductor element having a polyimide-based organic film as a component thereof. It forms a fluorine-based resin film that has good moisture absorption and low moisture absorption, and prevents moisture from entering the semiconductor device or from the sealing material, stress, α
The purpose is to protect semiconductor devices from damage caused by high-velocity particles such as linear particles and improve reliability.

フツ素系樹脂は一般に無機物との接着性は悪
く、従つてSiO2膜、PSG膜をその表面保護膜とし
て有する半導体装置への適用はむずかしいが、他
方ポリイミド系樹脂被膜との接着性は一般に良好
である。
Fluorine-based resins generally have poor adhesion to inorganic substances, and therefore are difficult to apply to semiconductor devices that have SiO 2 films or PSG films as surface protective films, but on the other hand, their adhesion to polyimide resin films is generally good. It is.

またフツ素樹脂は、水分の吸湿率が小さく、か
つ塗布、ベーク後もストレスが小さくポリイミド
系樹脂被膜に損傷を与えることはない。
In addition, fluororesin has a low moisture absorption rate, and even after application and baking, the stress is low and does not damage the polyimide resin coating.

これらの特徴を有するフツ素系樹脂とポリイミ
ド系有機被膜とを適切に組合せることにより、上
記目的を達成することが可能である。
The above object can be achieved by appropriately combining a fluororesin having these characteristics and a polyimide organic coating.

以下、実施例にもとづいて本発明を詳細に説明
する。
Hereinafter, the present invention will be explained in detail based on Examples.

まず、第1図に示すように通常のプロセにより
シリコンからなる半導体基板1の主表面に半導体
素子領域(図示せず)を形成し、SiO2膜等の絶
縁膜を介して素子領域間の電気的接続用Al配線
3及び外部との電気的接続のためのAl電極パツ
ド2を形成する。このようにして形成された半導
体素子表面に、ピロリドン溶媒の15%濃度のポリ
イミドワニスをスピンナで塗布し、100℃ 30
分、200℃ 30分、350℃ 30分窒素雰囲気中でベ
ークし、重合反応させ、約2μmの厚さのポリイ
ミド被膜4を形成する。この後、外部との電気的
接続用パツド部2及びスクライブライン部10の
ポリイミド被膜4をホトエツチング技術により除
去する。エツチングはヒドラジンヒドラートを用
い、30℃で約15分である。この工程によりパツド
部2及びスクライブライン部10以外はポリイミ
ド被膜4で覆われた構造を得る。このように形成
された半導体装置を上記スクライブライン部に沿
つてスクライブし個々のペレツト(小片)に分割
し、第2図に示すようにリードフレームのタブ6
上に金(Au)箔5を用い金−Si共晶にて固定
し、その後外部との電気的接続のため通常のワイ
ヤボンデイング法によりパツド2とフレームのリ
ード端子7間をAu線等のコネクタワイヤ8で接
続する。
First, as shown in FIG. 1, a semiconductor element region (not shown) is formed on the main surface of a semiconductor substrate 1 made of silicon by a normal process, and electricity is established between the element regions via an insulating film such as a SiO 2 film. Al wiring 3 for physical connection and Al electrode pad 2 for electrical connection with the outside are formed. A polyimide varnish with a concentration of 15% pyrrolidone solvent was applied to the surface of the semiconductor element thus formed using a spinner, and heated at 100°C 30°C.
Bake in a nitrogen atmosphere for 30 minutes at 200° C. and 30 minutes at 350° C. to cause a polymerization reaction and form a polyimide film 4 with a thickness of about 2 μm. Thereafter, the polyimide coating 4 on the external electrical connection pad portion 2 and the scribe line portion 10 is removed by photoetching. Etching is performed using hydrazine hydrate at 30°C for about 15 minutes. Through this process, a structure is obtained in which the parts other than the pad portion 2 and the scribe line portion 10 are covered with the polyimide film 4. The semiconductor device thus formed is scribed along the scribe line portion to be divided into individual pellets (small pieces), and the tabs 6 of the lead frame are separated as shown in FIG.
A gold (Au) foil 5 is used on top and fixed with gold-Si eutectic, and then a connector such as an Au wire is connected between the pad 2 and the lead terminal 7 of the frame using the usual wire bonding method for electrical connection with the outside. Connect with wire 8.

こののち、水性デイスパージヨンタイプの4フ
ツ化エチレン−6フツ化プロピレン共重合樹脂 を、上記のように組立てられた半導体装置上に塗
布し、100℃ 30分,300℃ 30分窒素雰囲気中で
ベークし、被膜9を形成する。本被膜厚さは前記
ポリイミド被膜4の厚さの10倍以上とすることが
望ましく、具体的には10μm以上とするのが望ま
しい。
After this, aqueous dispersion type tetrafluoroethylene-hexafluoropropylene copolymer resin is applied onto the semiconductor device assembled as described above, and baked at 100° C. for 30 minutes and 300° C. for 30 minutes in a nitrogen atmosphere to form a coating 9. The thickness of this coating is desirably at least 10 times the thickness of the polyimide coating 4, specifically desirably at least 10 μm.

その後は通常の方法により点線13で示すよう
にモールド樹脂体によりリードフレームのリード
先端部、タブ部、ワイヤ及び半導体素子部を一体
にプラスチツク封止し、本発明による半導体装置
が形成される。
Thereafter, the lead tips, tab portions, wires, and semiconductor element portion of the lead frame are integrally sealed with plastic using a molded resin body as shown by dotted lines 13 by a conventional method, thereby forming a semiconductor device according to the present invention.

ポリイミド上に塗布することにより同様の効果
が得られるフツ素系樹脂として、4フツ化エチレ
ン樹脂、4フツ化エチレン−エチレン共重合樹
脂、4フツ化エチレン−パ−フロロアルキルビニ
ルエーテル共重合樹脂などがある。これらはいず
れもポリマー分子の構成要素としてフツ素を含有
するポリマーである。
Examples of fluorine-based resins that can obtain similar effects by coating on polyimide include tetrafluoroethylene resins, tetrafluoroethylene-ethylene copolymer resins, and tetrafluoroethylene-perfluoroalkyl vinyl ether copolymer resins. be. All of these are polymers containing fluorine as a component of the polymer molecule.

本発明によりフツ素系樹脂のもつ非吸湿性及び
ポリイミドとの接着性が良好のため、各被膜間の
はがれの問題をなくし、外部から、半導体基板上
の金属配線への水分の浸入速度を遅らせ、半導体
装置の耐湿信頼性を向上させることができる。
The present invention eliminates the problem of peeling between each film due to the non-hygroscopicity of the fluororesin and its good adhesion to polyimide, thereby slowing down the rate of moisture intrusion from the outside into the metal wiring on the semiconductor substrate. , the moisture resistance reliability of the semiconductor device can be improved.

本発明の耐湿信頼性に対する効果を第3図に示
す。同図よりプレツシヤクツキング(H2O ガス
圧2.2気圧、温度120℃)による強制劣化試験によ
る不良発生は従来技術により作成したもの(曲線
11)より本発明適用品(曲線12)の方が明ら
かにすぐれていることがわかる。
The effect of the present invention on moisture resistance reliability is shown in FIG. From the same figure, the occurrence of defects in the forced deterioration test by pressure pumping (H 2 O gas pressure 2.2 atm, temperature 120°C) is higher in the product applied with the present invention (curve 12) than in the product created using the conventional technology (curve 11). is clearly superior.

なお、本願発明の効果は特に耐湿性を問題とす
るプラスチツク封止型の半導体装置に適用してそ
の効果が大きいが、その他例えばキヤン封止、セ
ラミツク封止型の半導体装置にも適用できる。
The present invention is particularly effective when applied to plastic-sealed semiconductor devices where moisture resistance is an issue, but it can also be applied to other types of semiconductor devices, such as can-sealed and ceramic-sealed.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図、半導体素子の保護膜としてポリイミド
被膜を有する半導体素子要部の断面図である。第
2図は、本発明に係る半導体装置を説明するため
の要部断面図である。第3図は、従来品及び本発
明適用品とのプレツシヤクツキング耐湿試験の結
果を示す特性図である。 1……半導体基板、2……電極、3……配線、
4……ポリイミド被膜、5……金−Si共晶、6…
…タブ部、7……リード部、8……コネクテイン
グワイヤ、9……フツ素系樹脂被膜、13……モ
ールド樹脂体。
FIG. 1 is a sectional view of a main part of a semiconductor element having a polyimide film as a protective film of the semiconductor element. FIG. 2 is a sectional view of essential parts for explaining the semiconductor device according to the present invention. FIG. 3 is a characteristic diagram showing the results of a pressure-sucking moisture resistance test for a conventional product and a product to which the present invention is applied. 1... Semiconductor substrate, 2... Electrode, 3... Wiring,
4... Polyimide coating, 5... Gold-Si eutectic, 6...
...Tab portion, 7... Lead portion, 8... Connecting wire, 9... Fluorine resin coating, 13... Molded resin body.

Claims (1)

【特許請求の範囲】[Claims] 1 ポリイミド系有機樹脂被膜を有する半導体素
子表面の一部または全てをフツ素系樹脂で被覆し
た構造を有する半導体装置。
1. A semiconductor device having a structure in which a part or all of the surface of a semiconductor element having a polyimide-based organic resin coating is coated with a fluorine-based resin.
JP7468079A 1979-06-15 1979-06-15 Semiconductor device Granted JPS55166942A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7468079A JPS55166942A (en) 1979-06-15 1979-06-15 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7468079A JPS55166942A (en) 1979-06-15 1979-06-15 Semiconductor device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP61082001A Division JPS621236A (en) 1986-04-11 1986-04-11 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPS55166942A JPS55166942A (en) 1980-12-26
JPS6148266B2 true JPS6148266B2 (en) 1986-10-23

Family

ID=13554173

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7468079A Granted JPS55166942A (en) 1979-06-15 1979-06-15 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS55166942A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57138165A (en) * 1981-02-20 1982-08-26 Nec Corp Manufacture of semiconductor device
JPS62185341A (en) * 1986-02-08 1987-08-13 Mitsubishi Electric Corp Resin sealed type semiconductor device
JPS63108641U (en) * 1986-12-27 1988-07-13

Also Published As

Publication number Publication date
JPS55166942A (en) 1980-12-26

Similar Documents

Publication Publication Date Title
JP2712618B2 (en) Resin-sealed semiconductor device
US5051275A (en) Silicone resin electronic device encapsulant
JP2773660B2 (en) Semiconductor device
JPH04142069A (en) Semiconductor device
JPS6132535A (en) Manufacture of sensor
JPS628035B2 (en)
JPS6148266B2 (en)
JPS6140137B2 (en)
JPS6058592B2 (en) semiconductor equipment
JP3340242B2 (en) Semiconductor devices and integrated circuit devices
JPS621236A (en) Manufacture of semiconductor device
JPS63244747A (en) Resin sealed integrated circuit device and manufacture thereof
JPH07254665A (en) Semiconductor element/integrated circuit device
JPH0228257B2 (en) HANDOTAISOCHINOSEIZOHOHO
JPS6348424B2 (en)
JP2793688B2 (en) Semiconductor device
JPS58166748A (en) Semiconductor device
JPS5949687B2 (en) semiconductor equipment
JPH02198159A (en) Semiconductor device
JPS63310141A (en) Semiconductor device
JPH0324752A (en) Semiconductor device
JPS6244690B2 (en)
JPS5982737A (en) Structure of electrode section of semiconductor device and its manufacture
JPH05267303A (en) Semiconductor device
JPS6120360A (en) Resin-sealed type semiconductor device