Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu LtdfiledCriticalFujitsu Ltd
Priority to JP56099270ApriorityCriticalpatent/JPS581234A/ja
Publication of JPS581234ApublicationCriticalpatent/JPS581234A/ja
Publication of JPS6148187B2publicationCriticalpatent/JPS6148187B2/ja
G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
G06F13/10—Program control for peripheral devices
G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
Engineering & Computer Science
(AREA)
Theoretical Computer Science
(AREA)
Physics & Mathematics
(AREA)
General Engineering & Computer Science
(AREA)
General Physics & Mathematics
(AREA)
Maintenance And Management Of Digital Transmission
(AREA)