JPS6147021B2 - - Google Patents

Info

Publication number
JPS6147021B2
JPS6147021B2 JP52095525A JP9552577A JPS6147021B2 JP S6147021 B2 JPS6147021 B2 JP S6147021B2 JP 52095525 A JP52095525 A JP 52095525A JP 9552577 A JP9552577 A JP 9552577A JP S6147021 B2 JPS6147021 B2 JP S6147021B2
Authority
JP
Japan
Prior art keywords
signal
counter
time interval
output
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52095525A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5320746A (en
Inventor
Parii Reinhamu Michaeru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hewlett Packard Japan Inc
Original Assignee
Yokogawa Hewlett Packard Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Hewlett Packard Ltd filed Critical Yokogawa Hewlett Packard Ltd
Publication of JPS5320746A publication Critical patent/JPS5320746A/ja
Publication of JPS6147021B2 publication Critical patent/JPS6147021B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
    • G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP9552577A 1976-08-09 1977-08-09 Decoder encoder Granted JPS5320746A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/713,004 US4146743A (en) 1976-08-09 1976-08-09 Adaptive sampling decoder-encoder apparatus and method

Publications (2)

Publication Number Publication Date
JPS5320746A JPS5320746A (en) 1978-02-25
JPS6147021B2 true JPS6147021B2 (fr) 1986-10-17

Family

ID=24864384

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9552577A Granted JPS5320746A (en) 1976-08-09 1977-08-09 Decoder encoder

Country Status (5)

Country Link
US (1) US4146743A (fr)
JP (1) JPS5320746A (fr)
DE (1) DE2734762A1 (fr)
FR (1) FR2361776A1 (fr)
GB (1) GB1590408A (fr)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4219851A (en) * 1978-11-24 1980-08-26 Honeywell Information Systems Inc. Group coded recording data recovery system
US4245264A (en) * 1979-07-19 1981-01-13 Control Systems, Inc. Apparatus and method for digitally synchronizing the timing of a sequence of electrical output pulses in accordance with a selectable, permissably non-linear function of the timing of a sequence of electrical input pulses
US4361895A (en) * 1980-07-28 1982-11-30 Ontel Corporation Manchester decoder
US4389636A (en) * 1980-11-03 1983-06-21 Riddle H S Jun Encoding/decoding syncronization technique
JPS5813046A (ja) * 1981-07-17 1983-01-25 Victor Co Of Japan Ltd デ−タ読み取り回路
US4532559A (en) * 1983-02-14 1985-07-30 Prime Computer, Inc. Apparatus for decoding phase encoded data
US4520408A (en) * 1983-02-22 1985-05-28 Vsp Labs, Inc. Clock signal synchronization apparatus and method for decoding self-clocking encoded data
NL8401310A (nl) * 1984-04-24 1985-11-18 Philips Nv Inrichting voor het opwekken van een kloksignaal.
US4653075A (en) * 1985-03-29 1987-03-24 Ford Aerospace & Communications Corp. BPSK synchronizer using computational analysis
US4868569A (en) * 1987-12-15 1989-09-19 Schlumberger Well Services Biphase digital look-ahead demodulating method and apparatus
US4912467A (en) * 1988-06-14 1990-03-27 Eastman Kodak Company Three-part encoder circuit
US4924226A (en) * 1988-07-29 1990-05-08 Carillon Technology, Inc. Signal error compensation
US5206885A (en) * 1989-02-06 1993-04-27 Motorola, Inc. Selective call receiver with fast bit synchronizer
US5095498A (en) * 1989-02-06 1992-03-10 Motorola, Inc. Bit synchronizer
US5128677A (en) * 1989-09-15 1992-07-07 Apple Computer, Inc. Apparatus and method for transferring data along a serial data bus
US5175750A (en) * 1989-09-15 1992-12-29 Apple Computer, Inc. Application specific integrated circuit for a serial data bus
US4992790A (en) * 1989-09-19 1991-02-12 Schlumberger Technology Corporation Digital phase-locked loop biphase demodulating method and apparatus
US5127023A (en) * 1990-07-18 1992-06-30 The United States Of America As Represented By The Secretary Of The Navy Retiming decoder/encoder
US6192273B1 (en) 1997-12-02 2001-02-20 The Cleveland Clinic Foundation Non-programmable automated heart rhythm classifier
WO2001057877A1 (fr) * 2000-02-07 2001-08-09 Siemens Medical Systems, Inc. Taux d'echantillonage optimise
US6847317B2 (en) * 2002-05-28 2005-01-25 Droplet Technology, Inc. System and method for a dyadic-monotonic (DM) codec
KR101555514B1 (ko) * 2009-04-22 2015-09-24 주식회사 동부하이텍 단전선 직렬 통신 장치 및 동작 방법
US20110191784A1 (en) * 2010-02-02 2011-08-04 Microsoft Corporation Processing observable events using join patterns
US8958276B1 (en) * 2012-10-31 2015-02-17 Marvell International Ltd. Optical disc drive high frequency modulation signal detection

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3921213A (en) * 1972-03-17 1975-11-18 Gen Instrument Corp Self-clocking nrz recording and reproduction system
US3944940A (en) * 1974-09-06 1976-03-16 Pertec Corporation Versatile phase-locked loop for read data recovery
US4009490A (en) * 1975-07-07 1977-02-22 Ncr Corporation PLO phase detector and corrector
US4023116A (en) * 1976-07-08 1977-05-10 Fairchild Camera And Instrument Corporation Phase-locked loop frequency synthesizer

Also Published As

Publication number Publication date
DE2734762A1 (de) 1978-02-23
FR2361776B3 (fr) 1981-01-09
FR2361776A1 (fr) 1978-03-10
US4146743A (en) 1979-03-27
JPS5320746A (en) 1978-02-25
GB1590408A (en) 1981-06-03

Similar Documents

Publication Publication Date Title
JPS6147021B2 (fr)
EP0773653B1 (fr) Procédé et appareil de décodage de données codées en code Manchester
US4167760A (en) Bi-phase decoder apparatus and method
US4139870A (en) Circuit for demodulating a pulse width modulated signal
US4866544A (en) Data modulation and demodulation system for magnetic recording system
JPH02141972A (ja) デジタルデータの同期検出のための方法及び装置
JPS63153920A (ja) クロツク再生回路
KR860001257B1 (ko) 데이타 독출회로
US4456884A (en) Phase-lock loop and Miller decoder employing the same
US5604497A (en) Apparatus and method for increasing density of run length limited block codes without increasing error propagation
US4876697A (en) Three-part decoder circuit
JP2621884B2 (ja) 通信方法及び符号化装置
GB1565244A (en) Data recovery apparatus
US3652943A (en) Apparatus including delay means for detecting the absence of information in a stream of bits
US4520408A (en) Clock signal synchronization apparatus and method for decoding self-clocking encoded data
US4222080A (en) Velocity tolerant decoding technique
US4481648A (en) Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks
JP2919380B2 (ja) ディスク回転速度制御回路
US4888791A (en) Clock decoder and data bit transition detector for fiber optic work station
US5625505A (en) Method of and apparatus for regenerating partial-response record signal
US4707842A (en) Apparatus and method for acquiring data and clock pulses from asynchronous data signals
JPH01286626A (ja) データ符号化方式
WO1990011650A1 (fr) Circuit numerique de codage d'informations binaires
US4001811A (en) Method and apparatus for coding and decoding digital information
US4060837A (en) Variable cell width recording