JPS6146913B2 - - Google Patents
Info
- Publication number
- JPS6146913B2 JPS6146913B2 JP56045837A JP4583781A JPS6146913B2 JP S6146913 B2 JPS6146913 B2 JP S6146913B2 JP 56045837 A JP56045837 A JP 56045837A JP 4583781 A JP4583781 A JP 4583781A JP S6146913 B2 JPS6146913 B2 JP S6146913B2
- Authority
- JP
- Japan
- Prior art keywords
- clearing
- memory cell
- address
- counter
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56045837A JPS57162158A (en) | 1981-03-27 | 1981-03-27 | Storage element with clear function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56045837A JPS57162158A (en) | 1981-03-27 | 1981-03-27 | Storage element with clear function |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57162158A JPS57162158A (en) | 1982-10-05 |
| JPS6146913B2 true JPS6146913B2 (enrdf_load_stackoverflow) | 1986-10-16 |
Family
ID=12730329
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56045837A Granted JPS57162158A (en) | 1981-03-27 | 1981-03-27 | Storage element with clear function |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57162158A (enrdf_load_stackoverflow) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1526057A (en) * | 1974-11-26 | 1978-09-27 | Texas Instruments Inc | Electronic calculator having an adder with selectively enabled carry |
| JPS52132747A (en) * | 1976-04-30 | 1977-11-07 | Fuji Electric Co Ltd | Memory media initial clear control system |
| JPS5922266A (ja) * | 1982-07-28 | 1984-02-04 | Nec Corp | 磁気ヘツド駆動機構 |
-
1981
- 1981-03-27 JP JP56045837A patent/JPS57162158A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57162158A (en) | 1982-10-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4344156A (en) | High speed data transfer for a semiconductor memory | |
| EP0929075B1 (en) | Synchronous type semiconductor memory device | |
| JPH01118297A (ja) | 不揮発性半導体メモリ | |
| JPH0449199B2 (enrdf_load_stackoverflow) | ||
| JPH0346850B2 (enrdf_load_stackoverflow) | ||
| JPH0561720B2 (enrdf_load_stackoverflow) | ||
| JPS6146913B2 (enrdf_load_stackoverflow) | ||
| JPS6146915B2 (enrdf_load_stackoverflow) | ||
| JPS6146914B2 (enrdf_load_stackoverflow) | ||
| JPS6265298A (ja) | Epromの書き込み方式 | |
| JPH06282995A (ja) | 電気的にプログラム可能なメモリを均一にプログラムする方法と該方法を実行するメモリ | |
| US6324653B1 (en) | Second operation in internal peripheral circuit (IPC) performing in parallel with microprocessor-controlled operation and determining internal clock pulse elimination window to match IPC operating time | |
| JPH0557680B2 (enrdf_load_stackoverflow) | ||
| US5515328A (en) | Memory circuit with element for the memorizing of word line selection for an erasure of a block of information | |
| US6104644A (en) | Circuit for the detection of changes of address | |
| JPH0589686A (ja) | 半導体不揮発性メモリとその書き込み方法 | |
| JPS5841600B2 (ja) | 不揮発性半導体メモリ制御回路 | |
| RU2032234C1 (ru) | Репрограммируемое постоянное запоминающее устройство | |
| SU1524094A1 (ru) | Буферное запоминающее устройство | |
| JPS6113319B2 (enrdf_load_stackoverflow) | ||
| JPS58105474A (ja) | 記憶装置 | |
| JP2915707B2 (ja) | ダイナミックram | |
| JPS586568A (ja) | メモリ装置 | |
| JPS5826400A (ja) | ストアチエツク機能付き記憶素子 | |
| JP3061835B2 (ja) | メモリ回路 |