JPS6146545A - 入出力命令制御方法 - Google Patents
入出力命令制御方法Info
- Publication number
- JPS6146545A JPS6146545A JP16816384A JP16816384A JPS6146545A JP S6146545 A JPS6146545 A JP S6146545A JP 16816384 A JP16816384 A JP 16816384A JP 16816384 A JP16816384 A JP 16816384A JP S6146545 A JPS6146545 A JP S6146545A
- Authority
- JP
- Japan
- Prior art keywords
- input
- register
- cpu
- buffer
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16816384A JPS6146545A (ja) | 1984-08-11 | 1984-08-11 | 入出力命令制御方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16816384A JPS6146545A (ja) | 1984-08-11 | 1984-08-11 | 入出力命令制御方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6146545A true JPS6146545A (ja) | 1986-03-06 |
| JPH0424733B2 JPH0424733B2 (cs) | 1992-04-27 |
Family
ID=15862971
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16816384A Granted JPS6146545A (ja) | 1984-08-11 | 1984-08-11 | 入出力命令制御方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6146545A (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006023325A (ja) * | 2004-07-05 | 2006-01-26 | Kato Electrical Mach Co Ltd | 原稿圧着板開閉装置 |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5257743A (en) * | 1975-11-07 | 1977-05-12 | Hitachi Ltd | Channel equipment |
| JPS52122066A (en) * | 1976-04-06 | 1977-10-13 | Kinsekisha Lab Ltd | Device for judging frequency characteristics |
| JPS52144236A (en) * | 1976-05-26 | 1977-12-01 | Hitachi Ltd | Information processing system |
| JPS58214930A (ja) * | 1982-06-08 | 1983-12-14 | Nec Corp | デ−タ処理装置 |
-
1984
- 1984-08-11 JP JP16816384A patent/JPS6146545A/ja active Granted
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5257743A (en) * | 1975-11-07 | 1977-05-12 | Hitachi Ltd | Channel equipment |
| JPS52122066A (en) * | 1976-04-06 | 1977-10-13 | Kinsekisha Lab Ltd | Device for judging frequency characteristics |
| JPS52144236A (en) * | 1976-05-26 | 1977-12-01 | Hitachi Ltd | Information processing system |
| JPS58214930A (ja) * | 1982-06-08 | 1983-12-14 | Nec Corp | デ−タ処理装置 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006023325A (ja) * | 2004-07-05 | 2006-01-26 | Kato Electrical Mach Co Ltd | 原稿圧着板開閉装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0424733B2 (cs) | 1992-04-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0166272A2 (en) | Processor bus access | |
| US5553293A (en) | Interprocessor interrupt processing system | |
| JPS6040067B2 (ja) | 分散制御型多重処理システム | |
| JPH10134008A (ja) | 半導体装置およびコンピュータシステム | |
| US5341495A (en) | Bus controller having state machine for translating commands and controlling accesses from system bus to synchronous bus having different bus protocols | |
| JP2000293436A (ja) | パイプラインメモリシステムにおける複数のターゲットへの複数の未解決要求のサポート | |
| US5168558A (en) | Apparatus and method for providing distributed control in a main memory unit of a data processing system | |
| JPS6146545A (ja) | 入出力命令制御方法 | |
| US7457986B2 (en) | Apparatus and method for using variable end state delay to optimize JTAG transactions | |
| JPH10283302A (ja) | 複数のプロセッサに接続されたバスにデータを供給する方法およびシステム | |
| US6085297A (en) | Single-chip memory system including buffer | |
| EP1193606B1 (en) | Apparatus and method for a host port interface unit in a digital signal processing unit | |
| JPS6146552A (ja) | 情報処理装置 | |
| EP1193605A2 (en) | Apparatus and method for the transfer of signal groups between digital signal processors in a digital signal processing unit | |
| JPS60136853A (ja) | デ−タ転送方式 | |
| JPH02730B2 (cs) | ||
| JPH03220654A (ja) | マイクロコンピュータ | |
| JPS60142450A (ja) | 記憶システム | |
| JPH02129724A (ja) | プログラム実行方式 | |
| JPH07111711B2 (ja) | 処理終了割込制御システム | |
| JPS6022383B2 (ja) | 入出力制御装置 | |
| JPH0477945B2 (cs) | ||
| JPH03263253A (ja) | マルチプロセッサ数値制御装置 | |
| EP0553742A1 (en) | A method of operating a first and second cache tag memory array | |
| JPS62168246A (ja) | メモリ書込み制御方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |