JPS6141428B2 - - Google Patents

Info

Publication number
JPS6141428B2
JPS6141428B2 JP54064248A JP6424879A JPS6141428B2 JP S6141428 B2 JPS6141428 B2 JP S6141428B2 JP 54064248 A JP54064248 A JP 54064248A JP 6424879 A JP6424879 A JP 6424879A JP S6141428 B2 JPS6141428 B2 JP S6141428B2
Authority
JP
Japan
Prior art keywords
address
storage means
storage
input
buffer memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54064248A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55157021A (en
Inventor
Tatsuro Hashiguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP6424879A priority Critical patent/JPS55157021A/ja
Publication of JPS55157021A publication Critical patent/JPS55157021A/ja
Publication of JPS6141428B2 publication Critical patent/JPS6141428B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
JP6424879A 1979-05-24 1979-05-24 Data transfer unit Granted JPS55157021A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6424879A JPS55157021A (en) 1979-05-24 1979-05-24 Data transfer unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6424879A JPS55157021A (en) 1979-05-24 1979-05-24 Data transfer unit

Publications (2)

Publication Number Publication Date
JPS55157021A JPS55157021A (en) 1980-12-06
JPS6141428B2 true JPS6141428B2 (cs) 1986-09-16

Family

ID=13252656

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6424879A Granted JPS55157021A (en) 1979-05-24 1979-05-24 Data transfer unit

Country Status (1)

Country Link
JP (1) JPS55157021A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0160727U (cs) * 1987-10-14 1989-04-18

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0160727U (cs) * 1987-10-14 1989-04-18

Also Published As

Publication number Publication date
JPS55157021A (en) 1980-12-06

Similar Documents

Publication Publication Date Title
US8245087B2 (en) Multi-bit memory error management
US7055054B2 (en) Fail-over of multiple memory blocks in multiple memory modules in computer system
US8065573B2 (en) Method and apparatus for tracking, reporting and correcting single-bit memory errors
US3800294A (en) System for improving the reliability of systems using dirty memories
US20030009721A1 (en) Method and system for background ECC scrubbing for a memory array
JPH02278449A (ja) フオールト・トレラント・メモリ・システム
US4942575A (en) Error connection device for parity protected memory systems
US4371963A (en) Method and apparatus for detecting and correcting errors in a memory
US6108753A (en) Cache error retry technique
EP4439564A1 (en) Method and system for repairing a dynamic random access memory (dram) of memory device
US7286422B2 (en) Memory device with built-in test function and method for controlling the same
JPS6141428B2 (cs)
JPS6342294B2 (cs)
KR860002027B1 (ko) 키이 기억 에러 처리 시스템
JPS6012670B2 (ja) マルチｃｐｕシステムにおけるバツフア・インバリデ−ト方式
CN118571296B (zh) 一种存储器故障处理方法、装置及电子设备
JPS6117479Y2 (cs)
JPS5949619B2 (ja) ２重化中央処理システムにおける障害診断方式
JPH04111032A (ja) 多重化記憶装置
JPH06250933A (ja) 情報処理装置および主記憶装置のアクセス制御方法
JPS6325439B2 (cs)
JPS609300B2 (ja) 情報処理装置
JPS6011951A (ja) 交替メモリ制御方式
JPS58159158A (ja) アドレスパス障害検出方式
JPH02143352A (ja) メモリエラー検出修正方式