JPS6141197B2 - - Google Patents

Info

Publication number
JPS6141197B2
JPS6141197B2 JP15595879A JP15595879A JPS6141197B2 JP S6141197 B2 JPS6141197 B2 JP S6141197B2 JP 15595879 A JP15595879 A JP 15595879A JP 15595879 A JP15595879 A JP 15595879A JP S6141197 B2 JPS6141197 B2 JP S6141197B2
Authority
JP
Japan
Prior art keywords
telephone
output
input
information
dmab
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP15595879A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5679557A (en
Inventor
Makoto Ueno
Tsunetaka Sakata
Koreaki Hiraoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Iwasaki Tsushinki KK
Original Assignee
Iwasaki Tsushinki KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Iwasaki Tsushinki KK filed Critical Iwasaki Tsushinki KK
Priority to JP15595879A priority Critical patent/JPS5679557A/ja
Publication of JPS5679557A publication Critical patent/JPS5679557A/ja
Publication of JPS6141197B2 publication Critical patent/JPS6141197B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Sub-Exchange Stations And Push- Button Telephones (AREA)
JP15595879A 1979-11-30 1979-11-30 Input and output system for button telephone device Granted JPS5679557A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15595879A JPS5679557A (en) 1979-11-30 1979-11-30 Input and output system for button telephone device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15595879A JPS5679557A (en) 1979-11-30 1979-11-30 Input and output system for button telephone device

Publications (2)

Publication Number Publication Date
JPS5679557A JPS5679557A (en) 1981-06-30
JPS6141197B2 true JPS6141197B2 (cg-RX-API-DMAC7.html) 1986-09-12

Family

ID=15617244

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15595879A Granted JPS5679557A (en) 1979-11-30 1979-11-30 Input and output system for button telephone device

Country Status (1)

Country Link
JP (1) JPS5679557A (cg-RX-API-DMAC7.html)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5640256Y2 (cg-RX-API-DMAC7.html) * 1976-11-29 1981-09-21
JPS5854904Y2 (ja) * 1977-01-27 1983-12-15 株式会社クボタ 回転抵抗装置

Also Published As

Publication number Publication date
JPS5679557A (en) 1981-06-30

Similar Documents

Publication Publication Date Title
US4733390A (en) Data transmission system
US4779190A (en) Communication bus interface
JPS6141197B2 (cg-RX-API-DMAC7.html)
JPS636893B2 (cg-RX-API-DMAC7.html)
JPH0326583B2 (cg-RX-API-DMAC7.html)
JP2971006B2 (ja) シリアル通信方法およびシリアル通信コントローラ
KR100269338B1 (ko) 통신시스템의사설교환기및이에구비된모듈간에데이터통신방법
SU379923A1 (ru) в^-?О;>&ЮЗНД?? ] ЙАТЬЯТш-ГЕХШ^ИЕ^ЖЖ БИГ^ПИОТ^НА ;
JPH0115100B2 (cg-RX-API-DMAC7.html)
SU1262510A1 (ru) Устройство дл сопр жени абонентов с каналами св зи
JP2752834B2 (ja) データ転送装置
JPS5953564B2 (ja) デ−タ処理装置
KR850001925B1 (ko) 단일 마이크로프로세서에 의한 crt 터미날 겸용 마이크로 컴퓨터 시스템
KR100188940B1 (ko) 단일 메모리를 이용한 이중스택의 제어장치 및 데이터 전송 방법
JPH02116243A (ja) データ伝送速度変換用バッファメモリ制御方式
JPS6251544B2 (cg-RX-API-DMAC7.html)
JPH04367050A (ja) 通信制御装置
JPS6158359A (ja) デ−タ伝送装置
JPS61136400A (ja) タイムスロツト変換装置
JPH03942B2 (cg-RX-API-DMAC7.html)
JPH05120217A (ja) データ通信装置
JPS60244138A (ja) 通信制御用プロセツサ
JPS63114369A (ja) 画信号処理装置
JPH0573484A (ja) 情報処理システム
JPH023853A (ja) Ｃｐｕのインタフェース方法