JPS6138609B2 - - Google Patents

Info

Publication number
JPS6138609B2
JPS6138609B2 JP11070577A JP11070577A JPS6138609B2 JP S6138609 B2 JPS6138609 B2 JP S6138609B2 JP 11070577 A JP11070577 A JP 11070577A JP 11070577 A JP11070577 A JP 11070577A JP S6138609 B2 JPS6138609 B2 JP S6138609B2
Authority
JP
Japan
Prior art keywords
film
substrate
oxidation
etching
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP11070577A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5444478A (en
Inventor
Oonori Ishikawa
Takeya Ezaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP11070577A priority Critical patent/JPS5444478A/ja
Publication of JPS5444478A publication Critical patent/JPS5444478A/ja
Publication of JPS6138609B2 publication Critical patent/JPS6138609B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Drying Of Semiconductors (AREA)
  • Element Separation (AREA)
JP11070577A 1977-09-14 1977-09-14 Manufacture for semiconductor device Granted JPS5444478A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11070577A JPS5444478A (en) 1977-09-14 1977-09-14 Manufacture for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11070577A JPS5444478A (en) 1977-09-14 1977-09-14 Manufacture for semiconductor device

Publications (2)

Publication Number Publication Date
JPS5444478A JPS5444478A (en) 1979-04-07
JPS6138609B2 true JPS6138609B2 (fr) 1986-08-30

Family

ID=14542357

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11070577A Granted JPS5444478A (en) 1977-09-14 1977-09-14 Manufacture for semiconductor device

Country Status (1)

Country Link
JP (1) JPS5444478A (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8004005A (nl) * 1980-07-11 1982-02-01 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting.
JPS5772332A (en) * 1980-10-23 1982-05-06 Fujitsu Ltd Manufacture of semiconductor device
JPS57199232A (en) * 1981-06-03 1982-12-07 Fujitsu Ltd Manufacture of semiconductor device
JPS5832430A (ja) * 1981-08-21 1983-02-25 Toshiba Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
JPS5444478A (en) 1979-04-07

Similar Documents

Publication Publication Date Title
US4502914A (en) Method of making structures with dimensions in the sub-micrometer range
JP3382143B2 (ja) シリコン基板に分離領域を形成する方法および分離領域の構造
US4505025A (en) Method for manufacturing a semiconductor device
US5516625A (en) Fill and etchback process using dual photoresist sacrificial layer and two-step etching process for planarizing oxide-filled shallow trench structure
US6291315B1 (en) Method for etching trench in manufacturing semiconductor devices
NL8101122A (nl) Vervaardiging van halfgeleiderinrichtingen, voorzien van vlakke, verdiepte, oxydeisolatiegebieden.
JPH05136105A (ja) 構造面を選択的にエツチングする方法
US5294296A (en) Method for manufacturing a contact hole of a semiconductor device
JPS63107119A (ja) ステップ絶縁層を有する集積回路の製造方法
EP0095328B1 (fr) Procédé de réalisation d'un dispositif semi-conducteur par le contrôle de l'épaisseur de la couche isolante sur la partie périphérique de l'élement
JPS6138609B2 (fr)
JP3176311B2 (ja) シリコン層のエッチング方法
JPH0697297A (ja) コンタクトを有する半導体素子及びその製造方法
JP2896072B2 (ja) 半導体素子のフィールド酸化膜の形成方法
KR100557977B1 (ko) 반도체소자의 듀얼 게이트산화막 형성방법
JPH1167890A (ja) 半導体装置の製造方法
JPH0258778B2 (fr)
JPS6312381B2 (fr)
KR0135031B1 (ko) 반도체 소자의 격리방법
JPH0422021B2 (fr)
JP2570729B2 (ja) 半導体装置の製造方法
KR940003219B1 (ko) 반도체 메모리장치의 소자분리방법
KR20010003615A (ko) 반도체 소자의 트렌치형 소자분리막 형성방법
KR100338091B1 (ko) 반도체소자제조방법
US6482075B1 (en) Process for planarizing an isolation structure in a substrate