JPS61267157A - 入出力制御装置 - Google Patents
入出力制御装置Info
- Publication number
- JPS61267157A JPS61267157A JP60108337A JP10833785A JPS61267157A JP S61267157 A JPS61267157 A JP S61267157A JP 60108337 A JP60108337 A JP 60108337A JP 10833785 A JP10833785 A JP 10833785A JP S61267157 A JPS61267157 A JP S61267157A
- Authority
- JP
- Japan
- Prior art keywords
- input
- control circuit
- bus
- data
- fifo
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Debugging And Monitoring (AREA)
- Bus Control (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60108337A JPS61267157A (ja) | 1985-05-22 | 1985-05-22 | 入出力制御装置 |
| CA000509299A CA1257400A (en) | 1985-05-21 | 1986-05-15 | Input/output control system |
| DE8686106922T DE3687367T2 (de) | 1985-05-21 | 1986-05-21 | Ein/ausgabe-steuerungssystem. |
| KR8603972A KR900007680B1 (en) | 1985-05-21 | 1986-05-21 | Input/output control system |
| EP86106922A EP0202675B1 (en) | 1985-05-21 | 1986-05-21 | Input/output control system |
| US07/281,947 US4933840A (en) | 1985-05-21 | 1988-12-07 | I/O control system using buffer full/empty and zero words signals to control DMA read/write commands |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60108337A JPS61267157A (ja) | 1985-05-22 | 1985-05-22 | 入出力制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61267157A true JPS61267157A (ja) | 1986-11-26 |
| JPH048827B2 JPH048827B2 (enExample) | 1992-02-18 |
Family
ID=14482130
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60108337A Granted JPS61267157A (ja) | 1985-05-21 | 1985-05-22 | 入出力制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61267157A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100513818B1 (ko) * | 1997-03-21 | 2005-12-06 | 매그나칩 반도체 유한회사 | 메시지 피포(fifo) 엠프티 조기 경고 방법 |
-
1985
- 1985-05-22 JP JP60108337A patent/JPS61267157A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100513818B1 (ko) * | 1997-03-21 | 2005-12-06 | 매그나칩 반도체 유한회사 | 메시지 피포(fifo) 엠프티 조기 경고 방법 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH048827B2 (enExample) | 1992-02-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5313386A (en) | Programmable controller with backup capability | |
| US6845467B1 (en) | System and method of operation of dual redundant controllers | |
| US4549296A (en) | Device for reporting error conditions occurring in adapters, to the data processing equipment central control unit | |
| JPS59106056A (ja) | フエイルセイフ式デ−タ処理システム | |
| JPS61267157A (ja) | 入出力制御装置 | |
| JP5908068B2 (ja) | 待機冗長二重化装置 | |
| JPS5824812B2 (ja) | 入出力装置管理方式 | |
| JP3127941B2 (ja) | 二重化装置 | |
| JP2626127B2 (ja) | 予備系ルート試験方式 | |
| JPH0238969B2 (enExample) | ||
| JPH11120154A (ja) | コンピュータシステムにおけるアクセス制御装置および方法 | |
| JPS6095663A (ja) | 2重化磁気デイスク装置の自動切換装置 | |
| JPS6091415A (ja) | デイジタル制御装置 | |
| JPH0152774B2 (enExample) | ||
| JPS584427A (ja) | 複数のシリアルバスル−プを有するマルチコンピユ−タシステム | |
| JPS5913447A (ja) | 分散処理システムの処理方法 | |
| JPH01282606A (ja) | Pmc装置 | |
| JP3015538B2 (ja) | 電子計算機の二重化方式 | |
| JPS5832422B2 (ja) | マイクロシンダンホウシキ | |
| JP3015537B2 (ja) | 電子計算機の二重化方式 | |
| JPH079636B2 (ja) | バス診断装置 | |
| JPH02212946A (ja) | 情報処理装置の障害通知方式 | |
| EP1380954B1 (en) | Computer system and data processing method | |
| JPS622335B2 (enExample) | ||
| JPH0486933A (ja) | データ転送制御回路 |