JPS6126256B2 - - Google Patents

Info

Publication number
JPS6126256B2
JPS6126256B2 JP54122907A JP12290779A JPS6126256B2 JP S6126256 B2 JPS6126256 B2 JP S6126256B2 JP 54122907 A JP54122907 A JP 54122907A JP 12290779 A JP12290779 A JP 12290779A JP S6126256 B2 JPS6126256 B2 JP S6126256B2
Authority
JP
Japan
Prior art keywords
signal
code
ternary
binary
word
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54122907A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5646347A (en
Inventor
Kenji Oogami
Hiroyuki Kasai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP12290779A priority Critical patent/JPS5646347A/ja
Publication of JPS5646347A publication Critical patent/JPS5646347A/ja
Publication of JPS6126256B2 publication Critical patent/JPS6126256B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
    • H04L25/4923Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes
    • H04L25/4925Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes using balanced bipolar ternary codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP12290779A 1979-09-25 1979-09-25 Synchronizing system for digital communication system Granted JPS5646347A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12290779A JPS5646347A (en) 1979-09-25 1979-09-25 Synchronizing system for digital communication system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12290779A JPS5646347A (en) 1979-09-25 1979-09-25 Synchronizing system for digital communication system

Publications (2)

Publication Number Publication Date
JPS5646347A JPS5646347A (en) 1981-04-27
JPS6126256B2 true JPS6126256B2 (US20110009641A1-20110113-C00256.png) 1986-06-19

Family

ID=14847557

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12290779A Granted JPS5646347A (en) 1979-09-25 1979-09-25 Synchronizing system for digital communication system

Country Status (1)

Country Link
JP (1) JPS5646347A (US20110009641A1-20110113-C00256.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0416375Y2 (US20110009641A1-20110113-C00256.png) * 1986-03-26 1992-04-13

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0416375Y2 (US20110009641A1-20110113-C00256.png) * 1986-03-26 1992-04-13

Also Published As

Publication number Publication date
JPS5646347A (en) 1981-04-27

Similar Documents

Publication Publication Date Title
AU575280B2 (en) Method of transmitting information, encoding and decoding device
JPH07105818B2 (ja) 並列伝送方式
JPS58200654A (ja) 通信装置
US6232895B1 (en) Method and apparatus for encoding/decoding n-bit data into 2n-bit codewords
US4524462A (en) System for jointly transmitting high-frequency and low-frequency digital signals over a fiber-optical carrier
US3953673A (en) Digital data signalling systems and apparatus therefor
US4086587A (en) Apparatus and method for generating a high-accuracy 7-level correlative signal
US3676599A (en) Telecommunication device
JPS5999844A (ja) 数字デ−タの伝送法及び伝送装置
US3842401A (en) Ternary code error detector for a time-division multiplex, pulse-code modulation system
JPS6126256B2 (US20110009641A1-20110113-C00256.png)
US4928289A (en) Apparatus and method for binary data transmission
US3292086A (en) System for converting a train of binary zeroes to a train of alternating ones and zeroes and vice versa
US3689697A (en) Synchronizing system
US4498167A (en) TDM Communication system
GB2038143A (en) Circuit arrangements for converting binary digital signals to pseudo-ternary alternating pulses
US3087996A (en) Hisashi kaneko
JPS6135089A (ja) 非同期信号分配交換方式
SU1003125A1 (ru) Устройство дл передачи и приема двоичных сигналов
JP3092314B2 (ja) データ中継装置
JPH0123016B2 (US20110009641A1-20110113-C00256.png)
SU1762416A1 (ru) Устройство исправлени ошибок дл синхронной адресной системы св зи
JP2693831B2 (ja) 補助信号伝送方式
SU1515379A1 (ru) Устройство дл формировани биимпульсного сигнала
SU1396255A1 (ru) Устройство дл формировани относительного биимпульсного сигнала