JPS61262313A - デイジタル遅延装置 - Google Patents
デイジタル遅延装置Info
- Publication number
- JPS61262313A JPS61262313A JP10631485A JP10631485A JPS61262313A JP S61262313 A JPS61262313 A JP S61262313A JP 10631485 A JP10631485 A JP 10631485A JP 10631485 A JP10631485 A JP 10631485A JP S61262313 A JPS61262313 A JP S61262313A
- Authority
- JP
- Japan
- Prior art keywords
- data
- signal
- input
- address
- basic clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Pulse Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10631485A JPS61262313A (ja) | 1985-05-16 | 1985-05-16 | デイジタル遅延装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10631485A JPS61262313A (ja) | 1985-05-16 | 1985-05-16 | デイジタル遅延装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61262313A true JPS61262313A (ja) | 1986-11-20 |
| JPH0380367B2 JPH0380367B2 (https=) | 1991-12-24 |
Family
ID=14430516
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10631485A Granted JPS61262313A (ja) | 1985-05-16 | 1985-05-16 | デイジタル遅延装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61262313A (https=) |
-
1985
- 1985-05-16 JP JP10631485A patent/JPS61262313A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0380367B2 (https=) | 1991-12-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4849937A (en) | Digital delay unit with interleaved memory | |
| US4633441A (en) | Dual port memory circuit | |
| US4847809A (en) | Image memory having standard dynamic RAM chips | |
| JPH03184083A (ja) | 電子システム | |
| EP0056240B1 (en) | Memory device | |
| US4811305A (en) | Semiconductor memory having high-speed serial access scheme | |
| EP0270028A2 (en) | Dual port memory device with improved serial access scheme | |
| US5508967A (en) | Line memory | |
| US4819213A (en) | Semiconductor memory | |
| US5317540A (en) | Semiconductor memory device | |
| JP3778579B2 (ja) | 半導体記憶装置 | |
| US4985872A (en) | Sequencing column select circuit for a random access memory | |
| JPH0283891A (ja) | 半導体メモリ | |
| JPS61262313A (ja) | デイジタル遅延装置 | |
| GB2212637A (en) | Dynamic type memories and memory structures | |
| JPS603714B2 (ja) | 可変長シフトレジスタ | |
| JPH03176887A (ja) | 半導体メモリ装置 | |
| JPH02143983A (ja) | 半導体記憶装置 | |
| JP2845289B2 (ja) | 画像データの高速合成方法 | |
| JPS6271386A (ja) | ビデオメモリ | |
| JPS61142814A (ja) | デイジタル遅延装置 | |
| JP2567177B2 (ja) | 半導体記憶装置 | |
| JPS61144113A (ja) | デイジタル遅延装置 | |
| JPS6352398A (ja) | 半導体記憶装置 | |
| JPS6330714B2 (https=) |