JPS6124849B2 - - Google Patents
Info
- Publication number
- JPS6124849B2 JPS6124849B2 JP59260429A JP26042984A JPS6124849B2 JP S6124849 B2 JPS6124849 B2 JP S6124849B2 JP 59260429 A JP59260429 A JP 59260429A JP 26042984 A JP26042984 A JP 26042984A JP S6124849 B2 JPS6124849 B2 JP S6124849B2
- Authority
- JP
- Japan
- Prior art keywords
- node
- pulse
- level
- circuit
- rises
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005669 field effect Effects 0.000 claims description 8
- 230000000630 rising effect Effects 0.000 claims description 7
- 230000004044 response Effects 0.000 claims description 4
- 230000002779 inactivation Effects 0.000 claims 1
- 239000003990 capacitor Substances 0.000 description 9
- 230000000694 effects Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000007704 transition Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
- H03K19/01728—Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals
- H03K19/01735—Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals by bootstrapping, i.e. by positive feed-back
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Pulse Circuits (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59260429A JPS60216626A (ja) | 1984-12-10 | 1984-12-10 | パルス発生回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59260429A JPS60216626A (ja) | 1984-12-10 | 1984-12-10 | パルス発生回路 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3582576A Division JPS52119160A (en) | 1976-03-31 | 1976-03-31 | Semiconductor circuit with insulating gate type field dffect transisto r |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60216626A JPS60216626A (ja) | 1985-10-30 |
JPS6124849B2 true JPS6124849B2 (enrdf_load_stackoverflow) | 1986-06-12 |
Family
ID=17347807
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59260429A Granted JPS60216626A (ja) | 1984-12-10 | 1984-12-10 | パルス発生回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60216626A (enrdf_load_stackoverflow) |
-
1984
- 1984-12-10 JP JP59260429A patent/JPS60216626A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60216626A (ja) | 1985-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6160614B2 (enrdf_load_stackoverflow) | ||
US4574203A (en) | Clock generating circuit providing a boosted clock signal | |
JPH0232717B2 (enrdf_load_stackoverflow) | ||
US4906056A (en) | High speed booster circuit | |
JPH0158896B2 (enrdf_load_stackoverflow) | ||
JPH0897706A (ja) | 出力バッファ回路 | |
US3660684A (en) | Low voltage level output driver circuit | |
US4894559A (en) | Buffer circuit operable with reduced power consumption | |
US4622479A (en) | Bootstrapped driver circuit for high speed applications | |
JPH06318395A (ja) | 集積回路用出力バッファー回路 | |
US5369320A (en) | Bootstrapped high-speed output buffer | |
US4239991A (en) | Clock voltage generator for semiconductor memory | |
JPH0215953B2 (enrdf_load_stackoverflow) | ||
US4239990A (en) | Clock voltage generator for semiconductor memory with reduced power dissipation | |
JP2527050B2 (ja) | 半導体メモリ用センスアンプ回路 | |
JPH0758887B2 (ja) | Rc時定数を利用した可変クロック遅延回路 | |
JPS6124849B2 (enrdf_load_stackoverflow) | ||
JPS61198813A (ja) | クロツクジエネレ−タ回路 | |
JP3224712B2 (ja) | 論理&レベル変換回路及び半導体装置 | |
JPH0576811B2 (enrdf_load_stackoverflow) | ||
US5734271A (en) | Wideband power driver with separate setting delays of leading and trailing edges | |
JP2672730B2 (ja) | 半導体集積回路装置のデータ出力回路 | |
JPS5842558B2 (ja) | アドレス バッファ回路 | |
JP3055165B2 (ja) | 出力バッファ回路 | |
JP3170923B2 (ja) | 半導体集積回路 |