JPS61231647A - 通信制御装置 - Google Patents

通信制御装置

Info

Publication number
JPS61231647A
JPS61231647A JP60071979A JP7197985A JPS61231647A JP S61231647 A JPS61231647 A JP S61231647A JP 60071979 A JP60071979 A JP 60071979A JP 7197985 A JP7197985 A JP 7197985A JP S61231647 A JPS61231647 A JP S61231647A
Authority
JP
Japan
Prior art keywords
patch
interrupt
memory
processor
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60071979A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0421897B2 (enrdf_load_stackoverflow
Inventor
Toshihiko Hiraide
平出　利彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60071979A priority Critical patent/JPS61231647A/ja
Publication of JPS61231647A publication Critical patent/JPS61231647A/ja
Publication of JPH0421897B2 publication Critical patent/JPH0421897B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Between Computers (AREA)
  • Computer And Data Communications (AREA)
JP60071979A 1985-04-05 1985-04-05 通信制御装置 Granted JPS61231647A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60071979A JPS61231647A (ja) 1985-04-05 1985-04-05 通信制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60071979A JPS61231647A (ja) 1985-04-05 1985-04-05 通信制御装置

Publications (2)

Publication Number Publication Date
JPS61231647A true JPS61231647A (ja) 1986-10-15
JPH0421897B2 JPH0421897B2 (enrdf_load_stackoverflow) 1992-04-14

Family

ID=13476089

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60071979A Granted JPS61231647A (ja) 1985-04-05 1985-04-05 通信制御装置

Country Status (1)

Country Link
JP (1) JPS61231647A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0421897B2 (enrdf_load_stackoverflow) 1992-04-14

Similar Documents

Publication Publication Date Title
US5594890A (en) Emulation system for emulating CPU core, CPU core with provision for emulation and ASIC having the CPU core
EP0464615B1 (en) Microcomputer equipped with DMA controller
CN103377063A (zh) 从遗留操作系统环境恢复到uefi预启动环境的方法和系统
US20100169546A1 (en) Flash memory access circuit
EP0437550B1 (en) Information processing system emulation apparatus and method
JPS6275865A (ja) 割込制御方式
JPS61182160A (ja) デ−タ処理装置
EP0290942B1 (en) Guest machine execution control system for virtual machine system
JPS59201154A (ja) 共同プロセツサによる命令の実行を調整する方法および装置
JPS61231647A (ja) 通信制御装置
JP2001297054A (ja) Ｄｍａの転送逸脱防止方法及びｄｍａコントローラ
JP2019185544A (ja) 半導体装置およびｕｆｓシステム
TW461997B (en) Write protection method of programmable chipset software
JP2001256044A (ja) データ処理装置
JPS6097459A (ja) デ−タ処理システム同期方法
JP3130798B2 (ja) バス転送装置
JPH10312307A (ja) コンピュータシステムに適用するエミュレータ
JP3127737B2 (ja) ディジタル信号処理装置
JPH0554137B2 (enrdf_load_stackoverflow)
JPS6370360A (ja) 入出力制御方式
JPH0675898A (ja) ダイレクトメモリアクセスコントローラ
JPS6214240A (ja) プログラム検査方式
JPH01175656A (ja) 高速データ転送方式
JPS63265338A (ja) プログラム制御方式
JP2000181699A (ja) プログラム処理制御方法及びディジタル信号処理装置