JPS6120907B2 - - Google Patents

Info

Publication number
JPS6120907B2
JPS6120907B2 JP10554980A JP10554980A JPS6120907B2 JP S6120907 B2 JPS6120907 B2 JP S6120907B2 JP 10554980 A JP10554980 A JP 10554980A JP 10554980 A JP10554980 A JP 10554980A JP S6120907 B2 JPS6120907 B2 JP S6120907B2
Authority
JP
Japan
Prior art keywords
vector
register
vector register
bank
arithmetic unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP10554980A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5730078A (en
Inventor
Hiroshi Tamura
Keiichiro Uchida
Tetsuo Okamoto
Hideo Myanaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10554980A priority Critical patent/JPS5730078A/ja
Publication of JPS5730078A publication Critical patent/JPS5730078A/ja
Publication of JPS6120907B2 publication Critical patent/JPS6120907B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP10554980A 1980-07-31 1980-07-31 Vector data processor Granted JPS5730078A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10554980A JPS5730078A (en) 1980-07-31 1980-07-31 Vector data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10554980A JPS5730078A (en) 1980-07-31 1980-07-31 Vector data processor

Publications (2)

Publication Number Publication Date
JPS5730078A JPS5730078A (en) 1982-02-18
JPS6120907B2 true JPS6120907B2 (en:Method) 1986-05-24

Family

ID=14410647

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10554980A Granted JPS5730078A (en) 1980-07-31 1980-07-31 Vector data processor

Country Status (1)

Country Link
JP (1) JPS5730078A (en:Method)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980817A (en) * 1987-08-31 1990-12-25 Digital Equipment Vector register system for executing plural read/write commands concurrently and independently routing data to plural read/write ports
JPH03297673A (ja) * 1990-04-17 1991-12-27 Matsushita Electric Ind Co Ltd プラテン駆動装置

Also Published As

Publication number Publication date
JPS5730078A (en) 1982-02-18

Similar Documents

Publication Publication Date Title
US4507728A (en) Data processing system for parallel processing of different instructions
JPS6028015B2 (ja) 情報処理装置
JPS6120907B2 (en:Method)
JPS6049340B2 (ja) 分岐命令先取り方式
US5819081A (en) Method of executing a branch instruction of jumping to a subroutine in a pipeline control system
JPS6120906B2 (en:Method)
JPS601655B2 (ja) デ−タプリフェツチ方式
JPS6122830B2 (en:Method)
JPH06230963A (ja) メモリアクセス制御装置
JP2000194556A (ja) 命令ルックアヘッドシステムおよびハ―ドウェア
US5854919A (en) Processor and its operation processing method for processing operation having bit width exceeding data width of bit storage unit
JPS6250867B2 (en:Method)
JPH0452488B2 (en:Method)
JPS5844569A (ja) 命令処理同期制御方式
JP2883488B2 (ja) 命令処理装置
JP2716254B2 (ja) リストベクトル処理装置
JPS60178540A (ja) 情報処理装置におけるバイパス制御方式
JP2576589B2 (ja) 仮想記憶アクセス制御方式
JPH04266140A (ja) アドレス変換バッファ装置
JPS6119072B2 (en:Method)
JPH01206462A (ja) ベクトル計算機
JPS6120905B2 (en:Method)
JPS61133440A (ja) デ−タ処理装置
JPS6014335A (ja) 情報処理装置
JPH0823820B2 (ja) アドレス・オーバラップ・チェック処理装置