JPS6119117B2 - - Google Patents

Info

Publication number
JPS6119117B2
JPS6119117B2 JP12611479A JP12611479A JPS6119117B2 JP S6119117 B2 JPS6119117 B2 JP S6119117B2 JP 12611479 A JP12611479 A JP 12611479A JP 12611479 A JP12611479 A JP 12611479A JP S6119117 B2 JPS6119117 B2 JP S6119117B2
Authority
JP
Japan
Prior art keywords
plate
shaped molded
mold
lead frame
molded product
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP12611479A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5648155A (en
Inventor
Keiji Hazama
Mitsuyoshi Nakatsuka
Shinichi Oota
Fumio Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Resonac Corp
Original Assignee
Hitachi Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd filed Critical Hitachi Chemical Co Ltd
Priority to JP12611479A priority Critical patent/JPS5648155A/ja
Publication of JPS5648155A publication Critical patent/JPS5648155A/ja
Publication of JPS6119117B2 publication Critical patent/JPS6119117B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP12611479A 1979-09-27 1979-09-27 Package forming method for semiconductor Granted JPS5648155A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12611479A JPS5648155A (en) 1979-09-27 1979-09-27 Package forming method for semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12611479A JPS5648155A (en) 1979-09-27 1979-09-27 Package forming method for semiconductor

Publications (2)

Publication Number Publication Date
JPS5648155A JPS5648155A (en) 1981-05-01
JPS6119117B2 true JPS6119117B2 (enrdf_load_stackoverflow) 1986-05-15

Family

ID=14926974

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12611479A Granted JPS5648155A (en) 1979-09-27 1979-09-27 Package forming method for semiconductor

Country Status (1)

Country Link
JP (1) JPS5648155A (enrdf_load_stackoverflow)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5919359A (ja) * 1982-07-23 1984-01-31 Hitachi Chem Co Ltd 半導体類のパツケ−ジ成形方法
JPS62224949A (ja) * 1986-03-27 1987-10-02 S M C:Kk Icパツケ−ジ
US5156983A (en) * 1989-10-26 1992-10-20 Digtial Equipment Corporation Method of manufacturing tape automated bonding semiconductor package
JPH06252283A (ja) * 1993-02-24 1994-09-09 Kyocera Corp 半導体装置
TW466720B (en) * 2000-05-22 2001-12-01 Siliconware Precision Industries Co Ltd Semiconductor package with flash-prevention structure and manufacture method
KR100415281B1 (ko) * 2001-06-29 2004-01-16 삼성전자주식회사 양면 실장형 회로 기판 및 이를 포함하는 멀티 칩 패키지

Also Published As

Publication number Publication date
JPS5648155A (en) 1981-05-01

Similar Documents

Publication Publication Date Title
EP0084631B1 (en) Laser joining of thermoplastic and non-thermoplastic materials
US4305897A (en) Packaging process for semiconductors
JPS6119117B2 (enrdf_load_stackoverflow)
ATE37421T1 (de) Verbundprofil.
JPH0515445U (ja) 複合半導体装置
JP2561546B2 (ja) プラスチックと金属箔の複合体からなる箱状成形品の製造方法
JPS6138862B2 (enrdf_load_stackoverflow)
JPS58185B2 (ja) 半導体類のパッケ−ジ成形方法
JPS6161965B2 (enrdf_load_stackoverflow)
JPS6434722A (en) Fusing of thermoplastic resin molded body
JPS5851423B2 (ja) 半導体類のパッケ−ジ成形方法
JPS62128721A (ja) 樹脂成形方法
JPS59118426A (ja) プラスチツク体の接合方法
JPS6271626A (ja) 異種合成樹脂材料の接合方法
JP2003276087A (ja) 樹脂材の接合方法
JPS6140135B2 (enrdf_load_stackoverflow)
JP2001062925A (ja) 成形品及びその製造方法
JPS6012784B2 (ja) 半導体類のパツケ−ジ成形方法
JPS6019662B2 (ja) 半導体類のパツケ−ジ成形方法
JPS6262734A (ja) レ−ザによる熱可塑性樹脂の接合方法
JP4254487B2 (ja) 半導体装置
JPS6122467B2 (enrdf_load_stackoverflow)
JPH0128001Y2 (enrdf_load_stackoverflow)
JPS5664446A (en) Method of molding synthetic resin insert for metal terminal, metal terminal and mold
JPS6249738B2 (enrdf_load_stackoverflow)