JPS6119062B2 - - Google Patents

Info

Publication number
JPS6119062B2
JPS6119062B2 JP3149180A JP3149180A JPS6119062B2 JP S6119062 B2 JPS6119062 B2 JP S6119062B2 JP 3149180 A JP3149180 A JP 3149180A JP 3149180 A JP3149180 A JP 3149180A JP S6119062 B2 JPS6119062 B2 JP S6119062B2
Authority
JP
Japan
Prior art keywords
command
signal
data
bus
data transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP3149180A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55134470A (en
Inventor
Bindaa Hooru
Ei Kein Deiuitsudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of JPS55134470A publication Critical patent/JPS55134470A/ja
Publication of JPS6119062B2 publication Critical patent/JPS6119062B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
JP3149180A 1979-03-12 1980-03-12 Data processing system Granted JPS55134470A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US1935079A 1979-03-12 1979-03-12

Publications (2)

Publication Number Publication Date
JPS55134470A JPS55134470A (en) 1980-10-20
JPS6119062B2 true JPS6119062B2 (OSRAM) 1986-05-15

Family

ID=21792732

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3149180A Granted JPS55134470A (en) 1979-03-12 1980-03-12 Data processing system

Country Status (5)

Country Link
JP (1) JPS55134470A (OSRAM)
CA (1) CA1143854A (OSRAM)
DE (1) DE3009530A1 (OSRAM)
FR (1) FR2451600B1 (OSRAM)
GB (1) GB2044499B (OSRAM)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4381542A (en) * 1980-10-20 1983-04-26 Digital Equipment Corporation System for interrupt arbitration
DE3126384C2 (de) * 1981-07-03 1983-04-21 Siemens AG, 1000 Berlin und 8000 München Prioritätsauswahleinrichtung
US4719567A (en) * 1982-04-29 1988-01-12 Motorola, Inc. Method and apparatus for limiting bus utilization
AU564271B2 (en) * 1983-09-22 1987-08-06 Digital Equipment Corporation Retry mechanism for releasing control of a communications path in a digital computer system
US4949239A (en) * 1987-05-01 1990-08-14 Digital Equipment Corporation System for implementing multiple lock indicators on synchronous pended bus in multiprocessor computer system
US4858116A (en) * 1987-05-01 1989-08-15 Digital Equipment Corporation Method and apparatus for managing multiple lock indicators in a multiprocessor computer system
US4941083A (en) * 1987-05-01 1990-07-10 Digital Equipment Corporation Method and apparatus for initiating interlock read transactions on a multiprocessor computer system
US5341510A (en) * 1987-05-01 1994-08-23 Digital Equipment Corporation Commander node method and apparatus for assuring adequate access to system resources in a multiprocessor
WO1989007296A1 (en) * 1988-01-27 1989-08-10 Storage Technology Corporation An early start mode method and apparatus
JPH02306355A (ja) * 1988-10-25 1990-12-19 Apollo Computer Inc バスロックシステム
US5175829A (en) 1988-10-25 1992-12-29 Hewlett-Packard Company Method and apparatus for bus lock during atomic computer operations
US5167022A (en) * 1988-10-25 1992-11-24 Hewlett-Packard Company Multiprocessor bus locking system with a winning processor broadcasting an ownership signal causing all processors to halt their requests

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
US3815099A (en) * 1970-04-01 1974-06-04 Digital Equipment Corp Data processing system
NL7300218A (OSRAM) * 1973-01-08 1974-07-10
US3999163A (en) * 1974-01-10 1976-12-21 Digital Equipment Corporation Secondary storage facility for data processing systems
US4000485A (en) * 1975-06-30 1976-12-28 Honeywell Information Systems, Inc. Data processing system providing locked operation of shared resources

Also Published As

Publication number Publication date
GB2044499A (en) 1980-10-15
FR2451600B1 (fr) 1987-03-20
GB2044499B (en) 1983-11-16
JPS55134470A (en) 1980-10-20
FR2451600A1 (fr) 1980-10-10
DE3009530A1 (de) 1980-09-25
DE3009530C2 (OSRAM) 1990-06-13
CA1143854A (en) 1983-03-29

Similar Documents

Publication Publication Date Title
US4488217A (en) Data processing system with lock-unlock instruction facility
US3940743A (en) Interconnecting unit for independently operable data processing systems
US5555425A (en) Multi-master bus arbitration system in which the address and data lines of the bus may be separately granted to individual masters
US4500958A (en) Memory controller with data rotation arrangement
US4763249A (en) Bus device for use in a computer system having a synchronous bus
US6141715A (en) Method and system for avoiding live lock conditions on a computer bus by insuring that the first retired bus master is the first to resubmit its retried transaction
US4961140A (en) Apparatus and method for extending a parallel synchronous data and message bus
US5283870A (en) Method and apparatus for avoiding processor deadly embrace in a multiprocessor system
US4381542A (en) System for interrupt arbitration
EP0139563B1 (en) Control mechanism for multiprocessor system
US4209839A (en) Shared synchronous memory multiprocessing arrangement
US5682551A (en) System for checking the acceptance of I/O request to an interface using software visible instruction which provides a status signal and performs operations in response thereto
US4528626A (en) Microcomputer system with bus control means for peripheral processing devices
US4509115A (en) Two-port memory controller
EP0301610B1 (en) Data processing apparatus for connection to a common communication path in a data processing system
JPH08297632A (ja) 分割トランザクション・バス・プロトコルを可能にするバスに対するアービトレーション方法及び装置
US5029074A (en) Bus adapter unit for digital processing system
US4495564A (en) Multi sub-channel adapter with single status/address register
WO1998032063A2 (en) Method and apparatus for zero latency bus transactions
JPS6119062B2 (OSRAM)
EP0512685B1 (en) Quadrature bus protocol for carrying out transactions in a computer system
US5428760A (en) Circuitry and method for sharing internal microcontroller memory with an external processor
US5241661A (en) DMA access arbitration device in which CPU can arbitrate on behalf of attachment having no arbiter
US5089953A (en) Control and arbitration unit
EP0297931B1 (en) Bus adapter unit for digital data processing system