JPS6118862B2 - - Google Patents

Info

Publication number
JPS6118862B2
JPS6118862B2 JP53076472A JP7647278A JPS6118862B2 JP S6118862 B2 JPS6118862 B2 JP S6118862B2 JP 53076472 A JP53076472 A JP 53076472A JP 7647278 A JP7647278 A JP 7647278A JP S6118862 B2 JPS6118862 B2 JP S6118862B2
Authority
JP
Japan
Prior art keywords
chip
tab
resin
stress
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53076472A
Other languages
English (en)
Japanese (ja)
Other versions
JPS554917A (en
Inventor
Yoshiaki Wakashima
Hideo Inayoshi
Kunihiko Nishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP7647278A priority Critical patent/JPS554917A/ja
Publication of JPS554917A publication Critical patent/JPS554917A/ja
Publication of JPS6118862B2 publication Critical patent/JPS6118862B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4899Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
    • H01L2224/48996Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/48998Alignment aids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP7647278A 1978-06-26 1978-06-26 Resin-enclosed semi-conductor device Granted JPS554917A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7647278A JPS554917A (en) 1978-06-26 1978-06-26 Resin-enclosed semi-conductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7647278A JPS554917A (en) 1978-06-26 1978-06-26 Resin-enclosed semi-conductor device

Publications (2)

Publication Number Publication Date
JPS554917A JPS554917A (en) 1980-01-14
JPS6118862B2 true JPS6118862B2 (enrdf_load_stackoverflow) 1986-05-14

Family

ID=13606109

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7647278A Granted JPS554917A (en) 1978-06-26 1978-06-26 Resin-enclosed semi-conductor device

Country Status (1)

Country Link
JP (1) JPS554917A (enrdf_load_stackoverflow)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5744558U (enrdf_load_stackoverflow) * 1980-08-27 1982-03-11
JPS57125541U (enrdf_load_stackoverflow) * 1981-01-30 1982-08-05
JPS58441U (ja) * 1981-06-25 1983-01-05 富士通株式会社 プラスチツクパツケ−ジ
JP4883175B2 (ja) 2007-03-23 2012-02-22 富士通株式会社 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法
WO2008117382A1 (ja) 2007-03-23 2008-10-02 Fujitsu Limited 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法
WO2008117383A1 (ja) 2007-03-23 2008-10-02 Fujitsu Limited 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法

Also Published As

Publication number Publication date
JPS554917A (en) 1980-01-14

Similar Documents

Publication Publication Date Title
US5594282A (en) Resin sealing type semiconductor device and method of making the same
US3591839A (en) Micro-electronic circuit with novel hermetic sealing structure and method of manufacture
US6229205B1 (en) Semiconductor device package having twice-bent tie bar and small die pad
US6211574B1 (en) Semiconductor package with wire protection and method therefor
US6255720B1 (en) Modified bus bar with Kapton tape or insulative material on LOC packaged part
JPS6118862B2 (enrdf_load_stackoverflow)
JPH0815165B2 (ja) 樹脂絶縁型半導体装置の製造方法
US6580157B2 (en) Assembly and method for modified bus bar with Kapton™ tape or insulative material in LOC packaged part
JPS5821850A (ja) 樹脂封止型半導体装置
JPS62104145A (ja) 半導体装置
JPH0546098B2 (enrdf_load_stackoverflow)
JPS61230344A (ja) 樹脂封止型半導体装置
JPS6223097Y2 (enrdf_load_stackoverflow)
JPH0435908B2 (enrdf_load_stackoverflow)
JPS60178651A (ja) 半導体装置
JPH079961B2 (ja) 樹脂封止形半導体装置
KR100198312B1 (ko) 리드프레임의 구조 및 이를 이용한 반도체 패키지
JPH01135052A (ja) 半導体装置およびその製造方法
JP2628412B2 (ja) リードフレームおよびこれを用いた半導体装置
JP2710207B2 (ja) 半導体装置およびその製造方法
JP3004085B2 (ja) 半導体装置
KR200186000Y1 (ko) 반도체 리드프레임 탑재판 구조
JPS62147752A (ja) 半導体装置
KR0125874Y1 (ko) 반도체 패키지
JPH0864760A (ja) 半導体装置