JPS61172343U - - Google Patents
Info
- Publication number
- JPS61172343U JPS61172343U JP5656285U JP5656285U JPS61172343U JP S61172343 U JPS61172343 U JP S61172343U JP 5656285 U JP5656285 U JP 5656285U JP 5656285 U JP5656285 U JP 5656285U JP S61172343 U JPS61172343 U JP S61172343U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- host computer
- buffer memory
- tape
- control device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000006870 function Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
- 239000013256 coordination polymer Substances 0.000 description 1
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
- Debugging And Monitoring (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5656285U JPS61172343U (US20080094685A1-20080424-C00004.png) | 1985-04-16 | 1985-04-16 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5656285U JPS61172343U (US20080094685A1-20080424-C00004.png) | 1985-04-16 | 1985-04-16 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS61172343U true JPS61172343U (US20080094685A1-20080424-C00004.png) | 1986-10-25 |
Family
ID=30580276
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5656285U Pending JPS61172343U (US20080094685A1-20080424-C00004.png) | 1985-04-16 | 1985-04-16 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61172343U (US20080094685A1-20080424-C00004.png) |
-
1985
- 1985-04-16 JP JP5656285U patent/JPS61172343U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61172343U (US20080094685A1-20080424-C00004.png) | ||
| JPH0255337U (US20080094685A1-20080424-C00004.png) | ||
| JPH02111842U (US20080094685A1-20080424-C00004.png) | ||
| JPS61172340U (US20080094685A1-20080424-C00004.png) | ||
| JPS595100U (ja) | 主記憶常駐デ−タの格納前における使用防止装置 | |
| JPS61133841U (US20080094685A1-20080424-C00004.png) | ||
| JPS591530U (ja) | 加工条件設定装置 | |
| JPS62260223A (ja) | デ−タ相互転送制御装置 | |
| JPS59187850U (ja) | 記憶回路アドレス装置 | |
| JPS6065848U (ja) | 計算機システム | |
| JPS60180051U (ja) | データ伝送制御装置 | |
| JPS62175353U (US20080094685A1-20080424-C00004.png) | ||
| JPS59113841U (ja) | 主記憶構成制御装置 | |
| JPS59134838U (ja) | メモリアクセス記録装置 | |
| JPS61136396U (US20080094685A1-20080424-C00004.png) | ||
| JPS62162760U (US20080094685A1-20080424-C00004.png) | ||
| JPS58148799U (ja) | メモリ保護機構 | |
| JPS6071965U (ja) | 計算機システム | |
| JPS60192021U (ja) | 電源遮断制御装置 | |
| JPS60158203U (ja) | シ−ケンサ | |
| JPS61180341U (US20080094685A1-20080424-C00004.png) | ||
| JPS6320253U (US20080094685A1-20080424-C00004.png) | ||
| JPS5937643U (ja) | デ−タ収録装置 | |
| JPS6389143U (US20080094685A1-20080424-C00004.png) | ||
| JPS5983855U (ja) | エレベ−タ制御装置の出力装置 |
