JPS6117027B2 - - Google Patents
Info
- Publication number
- JPS6117027B2 JPS6117027B2 JP54073788A JP7378879A JPS6117027B2 JP S6117027 B2 JPS6117027 B2 JP S6117027B2 JP 54073788 A JP54073788 A JP 54073788A JP 7378879 A JP7378879 A JP 7378879A JP S6117027 B2 JPS6117027 B2 JP S6117027B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- output device
- testing
- test
- program
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 claims description 26
- 239000004065 semiconductor Substances 0.000 claims description 7
- 230000015654 memory Effects 0.000 description 23
- 238000010586 diagram Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 2
- 230000005764 inhibitory process Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000002040 relaxant effect Effects 0.000 description 1
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7378879A JPS55164920A (en) | 1979-06-11 | 1979-06-11 | Testing method for input and output unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7378879A JPS55164920A (en) | 1979-06-11 | 1979-06-11 | Testing method for input and output unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55164920A JPS55164920A (en) | 1980-12-23 |
JPS6117027B2 true JPS6117027B2 (en, 2012) | 1986-05-06 |
Family
ID=13528269
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7378879A Granted JPS55164920A (en) | 1979-06-11 | 1979-06-11 | Testing method for input and output unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55164920A (en, 2012) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6455296U (en, 2012) * | 1987-10-01 | 1989-04-05 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6068406A (ja) * | 1983-09-22 | 1985-04-19 | Mitsubishi Heavy Ind Ltd | 工業用ロボットの故障診断装置 |
-
1979
- 1979-06-11 JP JP7378879A patent/JPS55164920A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6455296U (en, 2012) * | 1987-10-01 | 1989-04-05 |
Also Published As
Publication number | Publication date |
---|---|
JPS55164920A (en) | 1980-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4777355A (en) | IC card and system for checking the functionality thereof | |
US5966727A (en) | Combination flash memory and dram memory board interleave-bypass memory access method, and memory access device incorporating both the same | |
GB1495332A (en) | Memory having non-fixed relationships between addresses and storage locations | |
US5832251A (en) | Emulation device | |
JPH0526280B2 (en, 2012) | ||
US5175831A (en) | System register initialization technique employing a non-volatile/read only memory | |
KR940001146B1 (ko) | 정보 처리 장치의 비교 체크 기능 검사를 위한 시스템 | |
US6792565B1 (en) | Address conversion device for nonvolatile memory | |
US5592652A (en) | Single-chip microcomputer system having address space allocation hardware for different modes | |
KR880014761A (ko) | 직접 메모리 억세스용 데이타 전송 제어장치 | |
EP0374733A1 (en) | Single-chip microcomputer including EPROM therein | |
JPS6117027B2 (en, 2012) | ||
US20030120973A1 (en) | Microprocessor and processing method of microprocessor | |
EP0660242B1 (en) | Data processing system having a function of changing a bus width | |
JPS646489B2 (en, 2012) | ||
JPS6211382B2 (en, 2012) | ||
US5757698A (en) | Nonvolatile semiconductor for reading data at a read request even during the writing of data | |
KR900005315A (ko) | 데이타 처리시스템의 개발방법 및 데이타 처리용 반도체 집적회로 | |
JP2581057B2 (ja) | 評価用マイクロコンピユ−タ | |
CN1004945B (zh) | 地址控制装置 | |
JPH0250495B2 (en, 2012) | ||
JPH0267977A (ja) | メモリ試験装置 | |
JPS63103984A (ja) | マルチポ−トメモリ試験方法 | |
JPS6011951A (ja) | 交替メモリ制御方式 | |
JPS6393059A (ja) | メモリカ−ド |