JPS6116657U - Digital data acquisition device - Google Patents
Digital data acquisition deviceInfo
- Publication number
- JPS6116657U JPS6116657U JP3306584U JP3306584U JPS6116657U JP S6116657 U JPS6116657 U JP S6116657U JP 3306584 U JP3306584 U JP 3306584U JP 3306584 U JP3306584 U JP 3306584U JP S6116657 U JPS6116657 U JP S6116657U
- Authority
- JP
- Japan
- Prior art keywords
- data
- digital data
- data acquisition
- acquisition device
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図はDIの回路図、第2図はDI回路のブロック図
、第3図は従来のデータ取り込み回路の構成図、第4図
は本考案の一実施例のデータ取り込み回路図である。
1・・・入カデータ、2・・・DI回路、.3・・・ラ
ッチ回路、4・・・アドレス・デコーダ。FIG. 1 is a DI circuit diagram, FIG. 2 is a block diagram of the DI circuit, FIG. 3 is a configuration diagram of a conventional data acquisition circuit, and FIG. 4 is a data acquisition circuit diagram of an embodiment of the present invention. 1... Input data, 2... DI circuit, . 3...Latch circuit, 4...Address decoder.
Claims (1)
ータを制御するためのアドレス・デコーダ、入力したデ
ータをラッチする回路を持つデータ取り込み回路におい
て、 データ入力をビット単位に取り込み、シリアル伝送でデ
ータ処理部へ出力する手段を設けたことを特徴とするデ
ジタル・データ取り込み装置。[Claims for Utility Model Registration] In a data capture circuit that has a D1 circuit for capturing digital data, an address decoder for controlling input data, and a circuit for latching input data, data input is performed bit by bit. A digital data capture device characterized by having means for capturing data and outputting it to a data processing unit by serial transmission.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3306584U JPS6116657U (en) | 1984-03-09 | 1984-03-09 | Digital data acquisition device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3306584U JPS6116657U (en) | 1984-03-09 | 1984-03-09 | Digital data acquisition device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6116657U true JPS6116657U (en) | 1986-01-30 |
Family
ID=30535161
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3306584U Pending JPS6116657U (en) | 1984-03-09 | 1984-03-09 | Digital data acquisition device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6116657U (en) |
-
1984
- 1984-03-09 JP JP3306584U patent/JPS6116657U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6116657U (en) | Digital data acquisition device | |
JPS59101565U (en) | Processing device for video signals including text information signals | |
JPS6115858U (en) | Hum remover | |
JPS58127765U (en) | Image signal sampling pulse generation circuit | |
JPS59134972U (en) | signal transmission circuit | |
JPS58114617U (en) | Memory equalizer device | |
JPS5996983U (en) | Signal selection scanning circuit | |
JPS59160347U (en) | audio output device | |
JPS59119664U (en) | Desktop input device for copying | |
JPS5823432U (en) | noise suppression circuit | |
JPS5887198U (en) | Camera-integrated magnetic recording device | |
JPS5827898U (en) | microwave oven | |
JPS59118036U (en) | data input circuit | |
JPS6087040U (en) | digital limiter circuit | |
JPS59125160U (en) | Audio signal scrambling method | |
JPS6014535U (en) | electronic circuit | |
JPS58170100U (en) | memory device | |
JPS59192741U (en) | CMI code clock extraction circuit | |
JPS60127099U (en) | Sound addition device | |
JPS614233U (en) | Image memory access device | |
JPS591223U (en) | expander circuit | |
JPS59129267U (en) | contour compensation device | |
JPS59169176U (en) | Remote control device with terminal | |
JPS58174711U (en) | Digital interface simulator | |
JPS58179623U (en) | Buzz removal device |