JPS6116101B2 - - Google Patents
Info
- Publication number
- JPS6116101B2 JPS6116101B2 JP55090375A JP9037580A JPS6116101B2 JP S6116101 B2 JPS6116101 B2 JP S6116101B2 JP 55090375 A JP55090375 A JP 55090375A JP 9037580 A JP9037580 A JP 9037580A JP S6116101 B2 JPS6116101 B2 JP S6116101B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- memory access
- signal
- central processing
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 90
- 230000005856 abnormality Effects 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 6
- 230000002159 abnormal effect Effects 0.000 claims description 4
- 230000009977 dual effect Effects 0.000 claims description 2
- 239000000872 buffer Substances 0.000 description 10
- 238000010586 diagram Methods 0.000 description 8
- 238000001514 detection method Methods 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000003708 edge detection Methods 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 1
- 210000004072 lung Anatomy 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
- Stand-By Power Supply Arrangements (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9037580A JPS5715299A (en) | 1980-07-02 | 1980-07-02 | Memory access control system of doubled memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9037580A JPS5715299A (en) | 1980-07-02 | 1980-07-02 | Memory access control system of doubled memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5715299A JPS5715299A (en) | 1982-01-26 |
JPS6116101B2 true JPS6116101B2 (de) | 1986-04-28 |
Family
ID=13996814
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9037580A Granted JPS5715299A (en) | 1980-07-02 | 1980-07-02 | Memory access control system of doubled memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5715299A (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5487927A (en) * | 1992-01-24 | 1996-01-30 | Revlon Consumer Products Corporation | Decorating method and products |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB100768A (en) * | 1916-04-03 | 1916-07-06 | John Maxfield | Improvements in and relating to Tuning Pins for Pianos. |
JPS5164232A (en) * | 1974-07-09 | 1976-06-03 | Deiiteru Adomaito Haintsu | Jidoberutomakiagekyojisochi |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4912626U (de) * | 1972-05-10 | 1974-02-02 |
-
1980
- 1980-07-02 JP JP9037580A patent/JPS5715299A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB100768A (en) * | 1916-04-03 | 1916-07-06 | John Maxfield | Improvements in and relating to Tuning Pins for Pianos. |
JPS5164232A (en) * | 1974-07-09 | 1976-06-03 | Deiiteru Adomaito Haintsu | Jidoberutomakiagekyojisochi |
Also Published As
Publication number | Publication date |
---|---|
JPS5715299A (en) | 1982-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5345566A (en) | Method and apparatus for controlling dual bus system | |
EP0077153B1 (de) | Digitale Datenverarbeitungsanlage mit Zuverlässigkeits-Bus-Protokoll | |
US4358823A (en) | Double redundant processor | |
US4453215A (en) | Central processing apparatus for fault-tolerant computing | |
US4597084A (en) | Computer memory apparatus | |
US7681073B2 (en) | Arbitration system for redundant controllers, with output interlock and automatic switching capabilities | |
US4907228A (en) | Dual-rail processor with error checking at single rail interfaces | |
EP0186006B1 (de) | Multiprozessorsystem | |
US5255367A (en) | Fault tolerant, synchronized twin computer system with error checking of I/O communication | |
US4916704A (en) | Interface of non-fault tolerant components to fault tolerant system | |
US6687851B1 (en) | Method and system for upgrading fault-tolerant systems | |
EP0306244B1 (de) | Fehlertolerantes Rechnersystem mit Fehler-Eingrenzung | |
US4747041A (en) | Automatic power control system which automatically activates and deactivates power to selected peripheral devices based upon system requirement | |
US5491787A (en) | Fault tolerant digital computer system having two processors which periodically alternate as master and slave | |
US5249187A (en) | Dual rail processors with error checking on I/O reads | |
US5068780A (en) | Method and apparatus for controlling initiation of bootstrap loading of an operating system in a computer system having first and second discrete computing zones | |
EP0116344B1 (de) | Doppelspeichersystem mit Reservestromversorgung | |
KR910007643B1 (ko) | 펜디드 버스를 이용하는 인터럽트를 제공하기 위한 장치 및 방법 | |
US5163138A (en) | Protocol for read write transfers via switching logic by transmitting and retransmitting an address | |
US5634037A (en) | Multiprocessor system having a shared memory with exclusive access for a requesting processor which is maintained until normal completion of a process and for retrying the process when not normally completed | |
US20040073836A1 (en) | Predecessor and successor type multiplex system | |
JPS6116101B2 (de) | ||
JP3415636B2 (ja) | プロセッサ装置 | |
JPH07114521A (ja) | マルチマイクロコンピュータシステム | |
JPH0822441A (ja) | 情報処理装置およびその通信エラー検出方法 |