JPS6116092B2 - - Google Patents
Info
- Publication number
- JPS6116092B2 JPS6116092B2 JP56098016A JP9801681A JPS6116092B2 JP S6116092 B2 JPS6116092 B2 JP S6116092B2 JP 56098016 A JP56098016 A JP 56098016A JP 9801681 A JP9801681 A JP 9801681A JP S6116092 B2 JPS6116092 B2 JP S6116092B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- arithmetic
- circuit
- result data
- calculation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007850 degeneration Effects 0.000 claims description 7
- 238000001514 detection method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 125000004122 cyclic group Chemical group 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1497—Details of time redundant execution on a single processing unit
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Retry When Errors Occur (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56098016A JPS57212539A (en) | 1981-06-24 | 1981-06-24 | Arithmetic device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56098016A JPS57212539A (en) | 1981-06-24 | 1981-06-24 | Arithmetic device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57212539A JPS57212539A (en) | 1982-12-27 |
JPS6116092B2 true JPS6116092B2 (ru) | 1986-04-28 |
Family
ID=14208030
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56098016A Granted JPS57212539A (en) | 1981-06-24 | 1981-06-24 | Arithmetic device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57212539A (ru) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5016208A (en) * | 1989-07-11 | 1991-05-14 | Tandem Computers Incorporated | Deferred comparison multiplier checker |
JP5732933B2 (ja) * | 2011-03-14 | 2015-06-10 | 日本電気株式会社 | 演算装置及びエラー検出方法 |
-
1981
- 1981-06-24 JP JP56098016A patent/JPS57212539A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57212539A (en) | 1982-12-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5086429A (en) | Fault-tolerant digital computing system with reduced memory redundancy | |
EP0006328B2 (en) | System using integrated circuit chips with provision for error detection | |
US4903270A (en) | Apparatus for self checking of functional redundancy check (FRC) logic | |
US5020024A (en) | Method and apparatus for detecting selected absence of digital logic synchronism | |
JPH0430619B2 (ru) | ||
JPH07129426A (ja) | 障害処理方式 | |
JPH03182947A (ja) | メモリデバイス | |
US4059749A (en) | Digital monitor | |
JPS6116092B2 (ru) | ||
JPH0563823B2 (ru) | ||
US3795867A (en) | Pulse detection arrangement | |
JP2806856B2 (ja) | 誤り検出訂正回路の診断装置 | |
JPS6145261B2 (ru) | ||
RU2058679C1 (ru) | Устройство для контроля и резервирования информационной системы | |
JPS5911455A (ja) | 中央演算処理装置の冗長システム | |
RU2015542C1 (ru) | Устройство для контроля и реконфигурации дублированной вычислительной системы | |
SU896597A1 (ru) | Устройство дл св зи объектов контрол с системой контрол | |
SU1425682A1 (ru) | Устройство дл тестового контрол цифровых узлов | |
SU710076A1 (ru) | Резервированное запоминающее устройство | |
JPS61170133A (ja) | カウンタ回路 | |
JPS5917465B2 (ja) | チエツク装置 | |
SU1048579A1 (ru) | Устройство дл контрол счетчика | |
JPS5916302B2 (ja) | チエツク装置 | |
JP3055249B2 (ja) | プロセッサのデバッグ方式 | |
JPS63281539A (ja) | 誤りデ−タ発生回路 |