JPS6115459B2 - - Google Patents

Info

Publication number
JPS6115459B2
JPS6115459B2 JP53060254A JP6025478A JPS6115459B2 JP S6115459 B2 JPS6115459 B2 JP S6115459B2 JP 53060254 A JP53060254 A JP 53060254A JP 6025478 A JP6025478 A JP 6025478A JP S6115459 B2 JPS6115459 B2 JP S6115459B2
Authority
JP
Japan
Prior art keywords
address
address information
buffer memory
data
processing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53060254A
Other languages
English (en)
Japanese (ja)
Other versions
JPS54151331A (en
Inventor
Kunio Nakase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP6025478A priority Critical patent/JPS54151331A/ja
Publication of JPS54151331A publication Critical patent/JPS54151331A/ja
Publication of JPS6115459B2 publication Critical patent/JPS6115459B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP6025478A 1978-05-19 1978-05-19 Data processor Granted JPS54151331A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6025478A JPS54151331A (en) 1978-05-19 1978-05-19 Data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6025478A JPS54151331A (en) 1978-05-19 1978-05-19 Data processor

Publications (2)

Publication Number Publication Date
JPS54151331A JPS54151331A (en) 1979-11-28
JPS6115459B2 true JPS6115459B2 (enrdf_load_stackoverflow) 1986-04-24

Family

ID=13136841

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6025478A Granted JPS54151331A (en) 1978-05-19 1978-05-19 Data processor

Country Status (1)

Country Link
JP (1) JPS54151331A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2655432B2 (ja) * 1989-05-08 1997-09-17 日本電気株式会社 記憶アクセス制御装置
JP2663667B2 (ja) * 1990-03-06 1997-10-15 日本電気株式会社 メモリアクセス制御装置
JP5040121B2 (ja) * 2006-02-24 2012-10-03 日本電気株式会社 情報処理装置、キャッシュ制御方法及びプログラム

Also Published As

Publication number Publication date
JPS54151331A (en) 1979-11-28

Similar Documents

Publication Publication Date Title
US4442485A (en) Dynamically buffered data transfer system for large capacity data source
US4903198A (en) Method for substituting replacement tracks for defective tracks in disc memory systems
JPH04243458A (ja) チャネルー直接アクセス記憶装置間非同期通信システム
EP0036483A2 (en) Information transfer between a main storage and a cyclic bulk memory in a data processing system
JPS6115459B2 (enrdf_load_stackoverflow)
JPS6161139B2 (enrdf_load_stackoverflow)
JP2932568B2 (ja) データ通信装置
JP2847863B2 (ja) マイクロプロセッサ割込み制御方式
JPS6319857Y2 (enrdf_load_stackoverflow)
JPS6126703B2 (enrdf_load_stackoverflow)
JPS59180878A (ja) バツフアストア制御方式
JPS59125463A (ja) 外部記憶制御方式
JPS6217249B2 (enrdf_load_stackoverflow)
JPH0685154B2 (ja) 中間バッファ制御方式
JPS5914826B2 (ja) バツフアメモリ制御方式
JPS5985564A (ja) デイスクコントロ−ル装置
JPH0664552B2 (ja) 情報処理装置の無効化処理方式
JPH0332820B2 (enrdf_load_stackoverflow)
JPH06214939A (ja) Ｄｍａコントローラ
JPS6146854B2 (enrdf_load_stackoverflow)
JPS6329301B2 (enrdf_load_stackoverflow)
JPS6113617B2 (enrdf_load_stackoverflow)
JPH0133848B2 (enrdf_load_stackoverflow)
JPS5841526B2 (ja) チヤネル指令語先取りバツフア制御方式
JPH01223547A (ja) 入出力命令変換方式