JPS6115240A - エラ−通知方式 - Google Patents

エラ−通知方式

Info

Publication number
JPS6115240A
JPS6115240A JP59134613A JP13461384A JPS6115240A JP S6115240 A JPS6115240 A JP S6115240A JP 59134613 A JP59134613 A JP 59134613A JP 13461384 A JP13461384 A JP 13461384A JP S6115240 A JPS6115240 A JP S6115240A
Authority
JP
Japan
Prior art keywords
interrupt
error
cpu
register
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59134613A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0378658B2 (cg-RX-API-DMAC7.html
Inventor
Yoshihiro Igawa
井川　喜裕
Osamu Wada
修 和田
Akihiro Ichijo
一条　昭博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Panafacom Ltd
Fuji Facom Corp
Original Assignee
Fujitsu Ltd
Panafacom Ltd
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Panafacom Ltd, Fuji Facom Corp filed Critical Fujitsu Ltd
Priority to JP59134613A priority Critical patent/JPS6115240A/ja
Publication of JPS6115240A publication Critical patent/JPS6115240A/ja
Publication of JPH0378658B2 publication Critical patent/JPH0378658B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
JP59134613A 1984-06-29 1984-06-29 エラ−通知方式 Granted JPS6115240A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59134613A JPS6115240A (ja) 1984-06-29 1984-06-29 エラ−通知方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59134613A JPS6115240A (ja) 1984-06-29 1984-06-29 エラ−通知方式

Publications (2)

Publication Number Publication Date
JPS6115240A true JPS6115240A (ja) 1986-01-23
JPH0378658B2 JPH0378658B2 (cg-RX-API-DMAC7.html) 1991-12-16

Family

ID=15132486

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59134613A Granted JPS6115240A (ja) 1984-06-29 1984-06-29 エラ−通知方式

Country Status (1)

Country Link
JP (1) JPS6115240A (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6367663A (ja) * 1986-09-09 1988-03-26 Fujitsu Ltd 割り込み制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6367663A (ja) * 1986-09-09 1988-03-26 Fujitsu Ltd 割り込み制御方式

Also Published As

Publication number Publication date
JPH0378658B2 (cg-RX-API-DMAC7.html) 1991-12-16

Similar Documents

Publication Publication Date Title
JP2552651B2 (ja) 再構成可能なデュアル・プロセッサ・システム
EP0788052A1 (en) I/O control apparatus having check recovery function
DE69802290T2 (de) Gemeinsame unterbrechungsverarbeitung in einem datenverarbeitungssystem
JPS6115240A (ja) エラ−通知方式
US6587893B1 (en) Method and apparatus to determine when all outstanding fetches are complete
JPH0254358A (ja) 入出力アダプタにおけるエラー処理方式
JP2002244885A (ja) コンピュータシステム監視システム
JPH0319978B2 (cg-RX-API-DMAC7.html)
JPS63191245A (ja) 暴走装置の復帰制御方式
JPS6128141B2 (cg-RX-API-DMAC7.html)
JPS622334B2 (cg-RX-API-DMAC7.html)
US20030225940A1 (en) System and method for acquiring data in a processing unit
JP2505044B2 (ja) 割込制御方式
JPS62209627A (ja) デ−タ処理装置
JPS60164852A (ja) プログラム暴走監視方式
JPS6030976B2 (ja) 先行制御方式の情報処理装置
JP2871171B2 (ja) マイクロコンピュータ
JPS61234416A (ja) デ−タ処理装置
JP2501393B2 (ja) 直接メモリアクセス装置
JPS628830B2 (cg-RX-API-DMAC7.html)
JPH06187102A (ja) 二重化ディスク処理方式
JPS63147249A (ja) 入出力処理装置
JPS635779B2 (cg-RX-API-DMAC7.html)
JPH0713792A (ja) ホットスタンバイシステムにおけるエラー制御方式
JPS6252900B2 (cg-RX-API-DMAC7.html)