JPS61149431U - - Google Patents
Info
- Publication number
- JPS61149431U JPS61149431U JP2066186U JP2066186U JPS61149431U JP S61149431 U JPS61149431 U JP S61149431U JP 2066186 U JP2066186 U JP 2066186U JP 2066186 U JP2066186 U JP 2066186U JP S61149431 U JPS61149431 U JP S61149431U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- flop
- flip
- shift register
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Shift Register Type Memory (AREA)
Description
第1図は従来の周波数変換回路を示す図、第2
図は本考案の一実施例を示す回路図、第3図は第
2図の動作を説明するタイミング図である。
12……フリツプ・フロツプ、13……シフト
・レジスタ、14……オア・ゲート。
Figure 1 shows a conventional frequency conversion circuit, Figure 2 shows a conventional frequency conversion circuit.
The figure is a circuit diagram showing one embodiment of the present invention, and FIG. 3 is a timing diagram explaining the operation of FIG. 2. 12...flip flop, 13...shift register, 14...or gate.
Claims (1)
し、リセツト端子への信号入力が無いときは、上
記クロツク入力端子への入力信号により出力の状
態反転を可能とするフリツプ・フロツプと、クロ
ツク入力端子に供給される変換信号に従つて上記
フリツプ・フロツプの出力信号を読み込むシフト
・レジスタと、上記シフト・レジスタの少なくと
も一つ置きの桁出力をオア入力するオア・ゲート
とを備え、上記オア・ゲートの出力信号を上記フ
リツプ・フロツプのリセツト信号としたことを特
徴とする周波数変換回路。 The signal to be converted is an input signal to the clock input terminal, and when there is no signal input to the reset terminal, a flip-flop is connected to the clock input terminal. A shift register for reading the output signal of the flip-flop in accordance with a supplied conversion signal, and an OR gate for ORing at least every other digit output of the shift register; A frequency conversion circuit characterized in that the output signal is a reset signal for the flip-flop.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2066186U JPS6333376Y2 (en) | 1986-02-13 | 1986-02-13 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2066186U JPS6333376Y2 (en) | 1986-02-13 | 1986-02-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61149431U true JPS61149431U (en) | 1986-09-16 |
JPS6333376Y2 JPS6333376Y2 (en) | 1988-09-06 |
Family
ID=30511360
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2066186U Expired JPS6333376Y2 (en) | 1986-02-13 | 1986-02-13 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6333376Y2 (en) |
-
1986
- 1986-02-13 JP JP2066186U patent/JPS6333376Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6333376Y2 (en) | 1988-09-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS61149431U (en) | ||
JPS643329U (en) | ||
JPS61112459U (en) | ||
JPS62203521U (en) | ||
JPS635529U (en) | ||
JPS6335154U (en) | ||
JPS61128841U (en) | ||
JPS61334U (en) | Tri-state gate element chip | |
JPS62139133U (en) | ||
JPS6355631U (en) | ||
JPS6223349U (en) | ||
JPS6356826U (en) | ||
JPS6181221U (en) | ||
JPH01123235U (en) | ||
JPH0439740U (en) | ||
JPH0310639U (en) | ||
JPS5927632U (en) | A/D converter | |
JPH02126433U (en) | ||
JPS6255175U (en) | ||
JPH0246435U (en) | ||
JPH0221824U (en) | ||
JPS6438853U (en) | ||
JPS62135234U (en) | ||
JPS60124134U (en) | signal shaping circuit | |
JPH01103097U (en) |