JPS61143251U - - Google Patents
Info
- Publication number
- JPS61143251U JPS61143251U JP2575285U JP2575285U JPS61143251U JP S61143251 U JPS61143251 U JP S61143251U JP 2575285 U JP2575285 U JP 2575285U JP 2575285 U JP2575285 U JP 2575285U JP S61143251 U JPS61143251 U JP S61143251U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- contents
- circuit
- computer
- setting circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2575285U JPS61143251U (enExample) | 1985-02-25 | 1985-02-25 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2575285U JPS61143251U (enExample) | 1985-02-25 | 1985-02-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS61143251U true JPS61143251U (enExample) | 1986-09-04 |
Family
ID=30521112
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2575285U Pending JPS61143251U (enExample) | 1985-02-25 | 1985-02-25 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61143251U (enExample) |
-
1985
- 1985-02-25 JP JP2575285U patent/JPS61143251U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61143251U (enExample) | ||
| JPS6112144U (ja) | プログラムテスト装置 | |
| JPS6112145U (ja) | プログラムテスト装置 | |
| JPH0273258U (enExample) | ||
| JPH0363246U (enExample) | ||
| JPH0335477A (ja) | 周辺記憶制御装置 | |
| JPS59130146U (ja) | メモリ装置 | |
| JPS6274290U (enExample) | ||
| JPS62239497A (ja) | 記憶装置 | |
| JPH0420698U (enExample) | ||
| JPS59226954A (ja) | メモリ・アクセス種別記録装置 | |
| JPS5851361U (ja) | マイクロコンピユ−タ制御回路 | |
| JPH0272500U (enExample) | ||
| JPH04242455A (ja) | プロセッサ間通信トレース回路 | |
| JPS617000U (ja) | メモリ内蔵型ｌｓｉ | |
| JPS6413568U (enExample) | ||
| JPH0471174U (enExample) | ||
| JPS6375848A (ja) | デバツグ履歴記録方式 | |
| JPS6198296U (enExample) | ||
| JPS63107044U (enExample) | ||
| JPS6057841U (ja) | 磁気ディスク装置の書き込み制御回路 | |
| JPS60100853U (ja) | 入出力事象記録機構 | |
| JPS60148607U (ja) | 数値制御装置 | |
| JPS61193385U (enExample) | ||
| JPS5856399U (ja) | バツクアツプ記憶装置 |