JPS61139067A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS61139067A
JPS61139067A JP26125284A JP26125284A JPS61139067A JP S61139067 A JPS61139067 A JP S61139067A JP 26125284 A JP26125284 A JP 26125284A JP 26125284 A JP26125284 A JP 26125284A JP S61139067 A JPS61139067 A JP S61139067A
Authority
JP
Japan
Prior art keywords
film
polycrystalline
gate
silicide
oxide film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP26125284A
Other languages
Japanese (ja)
Inventor
Seiichi Iwamatsu
誠一 岩松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP26125284A priority Critical patent/JPS61139067A/en
Publication of JPS61139067A publication Critical patent/JPS61139067A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • H01L29/4925Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
    • H01L29/4933Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a silicide layer contacting the silicon layer, e.g. Polycide gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)

Abstract

PURPOSE:To reduce the electric resistance of an electrode wiring, and to improve the speed characteristics of a common gate MOS type transistor by forming the gate-electrode material structure of the MOS type transistor in three-layer structure of polycrystalline Si-a silicide-polycrystalline Si. CONSTITUTION:A field oxide film 12, a first gate oxide film 15 and first source- drain diffusion layers 13, 14 are shaped to the surface of an Si substrate 11. A gate electrode having three-layer structure consisting of a first polycrystalline Si layer 16, an silicide film 17 composed of tungsten-silicide, molybdenum-silicide, titanium-silicide or the like and a second polycrystalline Si film 18 is formed onto the first gate oxide film 15. A second gate oxide film 19 is shaped onto the second polycrystalline Si film 18, and second source-drain diffusion layers 21, 22 are formed to an Si film 20.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、共通ゲー)MC1S型トランジスタあるいは
折りたたみゲートMO3型トランジスタのゲート材料構
造に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a gate material structure of a common gate (MC1S) type transistor or a folded gate MO3 type transistor.

〔従来の技術〕[Conventional technology]

従来、共通ゲーhMo S型トランジスタのゲート材料
構造は、第1図に示す構造となっていた。
Conventionally, the gate material structure of a common game hMo S type transistor has been the structure shown in FIG.

すなわち、81基板1の表面にはフィールド酸化膜2、
第1のゲート酸化膜5、第1のソース及びドレイン拡散
層3,4が形成され、前記第1のゲート酸化膜5上には
多結晶Siからなるゲート電W16が形成され、該ゲー
ト電極6上には、該多結晶Siを酸化して得られた第2
のゲート酸化膜7が形成され、該第2のゲート酸化膜7
上にはSi膜8が形成され、該Si膜8には第2のソー
ス及びドレイン拡散層9,10が形成されて成るのが通
例であった。
That is, on the surface of the 81 substrate 1, there is a field oxide film 2,
A first gate oxide film 5, first source and drain diffusion layers 3 and 4 are formed, and a gate electrode W16 made of polycrystalline Si is formed on the first gate oxide film 5. On top is a second layer obtained by oxidizing the polycrystalline Si.
A gate oxide film 7 is formed, and the second gate oxide film 7
Typically, a Si film 8 is formed thereon, and second source and drain diffusion layers 9 and 10 are formed on the Si film 8.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

前記従来技術の如く、共通ゲー)MOS型トランジスタ
の共通ゲート材料を多結晶Siとなすことにより、多結
晶Siの抵抗値が大なるため、トランジスタの動作速度
を速くできないという問題点があった。
As in the prior art described above, by using polycrystalline Si as the common gate material of the common gate MOS transistors, the resistance value of polycrystalline Si becomes large, so there is a problem that the operating speed of the transistor cannot be increased.

〔問題点を解決するための手段〕[Means for solving problems]

本発明は、かかる従来技術の問題点を解決するために、
共通ゲー)MO8型トランジスタのゲート材料構造を多
結晶Si−シリサイド−多結晶Siの3層構造となすこ
とを特徴とする。
In order to solve the problems of the prior art, the present invention has the following features:
A common feature is that the gate material structure of the MO8 type transistor is a three-layer structure of polycrystalline Si-silicide-polycrystalline Si.

〔作 用〕[For production]

前記の如く、共通ゲートMO5型トランジスタのゲート
材料構造を多結晶Si−シリサイド−多結晶Siの3層
構造となすことにより、多結晶Si単層の共通ゲートに
比べて、ゲート電極の抵抗値を小さくできる作用がある
と共に、5i−3iO2系の良好な界面特性はそのまま
維持できるという作用もある。
As mentioned above, by forming the gate material structure of the common gate MO5 type transistor into a three-layer structure of polycrystalline Si-silicide-polycrystalline Si, the resistance value of the gate electrode can be lowered compared to a common gate made of a single layer of polycrystalline Si. It has the effect of being able to be made smaller, and also has the effect of maintaining the good interfacial properties of the 5i-3iO2 system.

〔実施例〕〔Example〕

以下、実施例により本発明を詳述する。 Hereinafter, the present invention will be explained in detail with reference to Examples.

第2図は本発明の一実施例を示す共通ゲートMOS型ト
ランジスタの断面図である◇すなわち、Si基板110
表面にはフィールド酸化膜12・第1のゲート酸化膜1
5、第1のソース・ドレイン拡散層15.14が形成さ
れ、前記第1のゲート酸化膜15上には第1の多結晶8
1層16とタングステン・シリサイドあるいはモリブデ
ン・シリサイドあるいはチタン・ソリサイド等からなる
シリサイド膜7と、第2の多結晶Si膜18から成る3
層構造のゲート電極が形成され、前記第2の多結晶Si
、膜18上には第2のゲート酸化膜19が形成され、該
Si膜2Qには第2のソース・ドレイン拡散層21.2
2が形成されて成る。
FIG. 2 is a cross-sectional view of a common gate MOS type transistor showing one embodiment of the present invention. In other words, the Si substrate 110
Field oxide film 12 and first gate oxide film 1 are on the surface.
5. A first source/drain diffusion layer 15.14 is formed, and a first polycrystalline layer 8 is formed on the first gate oxide film 15.
A layer 3 consisting of a first layer 16, a silicide film 7 made of tungsten silicide, molybdenum silicide, titanium silicide, etc., and a second polycrystalline Si film 18.
A layered gate electrode is formed, and the second polycrystalline Si
, a second gate oxide film 19 is formed on the film 18, and a second source/drain diffusion layer 21.2 is formed on the Si film 2Q.
2 is formed.

第3図は本発明のその他の実施例を示す共通グー4MO
3型トランジスタの断面図である。すなわち、Si基板
510表面にはフィールド酸化膜32、INのゲート酸
化膜35、第1のソース・ドレイン拡散層55.54が
形成され、前記第1のゲート酸化膜35上には第1の多
結晶Si膜36と部分的に形成されたシリサイド膜37
と第2の多結晶Si膜38がシリサイド膜37と第2の
多結晶Si膜58かシリサイド膜37の側壁を被覆した
状態の3層構造のゲート電極が形成され、前記第2の多
結晶Si膜5日上にはSi膜4aが形成され、該Si膜
40には第2のソース・ドレイン拡散層41.42が形
成されて成る。
FIG. 3 is a common goo 4MO showing another embodiment of the present invention.
FIG. 3 is a cross-sectional view of a type 3 transistor. That is, on the surface of the Si substrate 510, a field oxide film 32, an IN gate oxide film 35, and a first source/drain diffusion layer 55, 54 are formed, and on the first gate oxide film 35, a first polyimide film is formed. Crystalline Si film 36 and partially formed silicide film 37
A gate electrode having a three-layer structure is formed in which the second polycrystalline Si film 38 covers the silicide film 37 and the sidewalls of the second polycrystalline Si film 58 or the silicide film 37. A Si film 4a is formed on the film 5, and second source/drain diffusion layers 41 and 42 are formed on the Si film 40.

〔発明の効果〕〔Effect of the invention〕

本発明の如く、共通ゲー)MOS型トランジスタのゲー
ト1!極材料構造を多結晶Si−シリサイド−多結晶S
iの6層構造となすことによりt極配線の電気抵抗が減
少でき、MO3型トランジスタの速度特性を速くするこ
とができる効果がある。
As in the present invention, common gate) MOS type transistor gate 1! The polar material structure is polycrystalline Si-silicide-polycrystalline S
By forming the i six-layer structure, the electrical resistance of the t-pole wiring can be reduced, and the speed characteristics of the MO3 type transistor can be improved.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来技術による共通ゲートMO9型トランジス
タの断面図を、第2図及び第3図は本発明の実施例を示
す共通ゲートMO8型トランジス゛りの断面図である。 1.11.31・・・31基板 2.12.32・・・フィールド酸化膜3.4及び13
.14及び55.34・・・第1のソース・ドレイン拡
散層 9.10及び21.22及び41.42・・・第2のソ
ース・ドレイン拡散層 5.15.35・・・第1のゲート酸化膜7.19.5
9・・・第2のゲート酸化膜8.20.40・・・Si
膜 6・・・多結晶Si膜 16.36・・・第1の多結晶Si膜 18.38・・・第2の多結晶Si膜 17.37・・・シリサイド膜 第1図 第2図 第3区
FIG. 1 is a sectional view of a common gate MO9 type transistor according to the prior art, and FIGS. 2 and 3 are sectional views of a common gate MO8 type transistor showing an embodiment of the present invention. 1.11.31...31 substrate 2.12.32...field oxide film 3.4 and 13
.. 14 and 55.34...First source/drain diffusion layer 9.10, 21.22 and 41.42...Second source/drain diffusion layer 5.15.35...First gate Oxide film 7.19.5
9... Second gate oxide film 8.20.40... Si
Film 6... Polycrystalline Si film 16.36... First polycrystalline Si film 18.38... Second polycrystalline Si film 17.37... Silicide film Figure 1 Figure 2 3rd ward

Claims (1)

【特許請求の範囲】[Claims]  共通ゲートMOS型トランジスタのゲート材料構造に
関し、多結晶Si−シリサイド−多結晶Siの3層構造
となすことを特徴とする半導体装置。
A semiconductor device characterized in that the gate material structure of a common gate MOS transistor has a three-layer structure of polycrystalline Si-silicide-polycrystalline Si.
JP26125284A 1984-12-11 1984-12-11 Semiconductor device Pending JPS61139067A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26125284A JPS61139067A (en) 1984-12-11 1984-12-11 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26125284A JPS61139067A (en) 1984-12-11 1984-12-11 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS61139067A true JPS61139067A (en) 1986-06-26

Family

ID=17359242

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26125284A Pending JPS61139067A (en) 1984-12-11 1984-12-11 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS61139067A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5194749A (en) * 1987-11-30 1993-03-16 Hitachi, Ltd. Semiconductor integrated circuit device
US5341014A (en) * 1992-01-07 1994-08-23 Matsushita Electric Industrial Co., Ltd. Semiconductor device and a method of fabricating the same
US5569947A (en) * 1994-06-28 1996-10-29 Nippon Steel Corporation Insulated-gate field-effect transistor in a semiconductor device in which source/drain electrodes are defined by formation of silicide on a gate electrode and a field-effect transistor
US5606192A (en) * 1993-12-17 1997-02-25 Nec Corporation Semiconductor integrated circuits having bipolar transistors and LDD-structured MOSFET
US5872385A (en) * 1994-05-02 1999-02-16 Motorola Inc. Conductive interconnect structure and method of formation

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5194749A (en) * 1987-11-30 1993-03-16 Hitachi, Ltd. Semiconductor integrated circuit device
US5483083A (en) * 1987-11-30 1996-01-09 Hitachi, Ltd. Semiconductor integrated circuit device
US5619055A (en) * 1987-11-30 1997-04-08 Hitachi, Ltd. Semiconductor integrated circuit device
US5700705A (en) * 1987-11-30 1997-12-23 Hitachi, Ltd. Semiconductor integrated circuit device
US5341014A (en) * 1992-01-07 1994-08-23 Matsushita Electric Industrial Co., Ltd. Semiconductor device and a method of fabricating the same
US5606192A (en) * 1993-12-17 1997-02-25 Nec Corporation Semiconductor integrated circuits having bipolar transistors and LDD-structured MOSFET
US5872385A (en) * 1994-05-02 1999-02-16 Motorola Inc. Conductive interconnect structure and method of formation
US5569947A (en) * 1994-06-28 1996-10-29 Nippon Steel Corporation Insulated-gate field-effect transistor in a semiconductor device in which source/drain electrodes are defined by formation of silicide on a gate electrode and a field-effect transistor

Similar Documents

Publication Publication Date Title
US3942241A (en) Semiconductor devices and methods of manufacturing same
GB2151847A (en) Semiconductor device with metal silicide layer and fabrication process thereof.
JPS63102264A (en) Thin film semiconductor device
JPS61139067A (en) Semiconductor device
JPS62174968A (en) Semiconductor device
KR920018985A (en) An integrated circuit having a charge coupled device and a method of manufacturing the same.
JPS58192359A (en) Semiconductor device
JP3013628B2 (en) Semiconductor device
CA1142270A (en) Self-alignment method of depositing semiconductor metallization
JPS62248256A (en) Semiconductor device
JPH04170066A (en) Manufacture of semiconductor integrated circuit device
JPH0247849A (en) Semiconductor device
KR960006339B1 (en) Fabricating method of semiconductor device
JPS6043863A (en) Semiconductor device
JPS62125675A (en) Semiconductor memory device
JP2973752B2 (en) Semiconductor storage circuit device
JPS63102353A (en) Semiconductor device
JPS63141360A (en) Semiconductor device
JPH0199261A (en) Semiconductor device and manufacture thereof
JPS6010678A (en) Insulated gate field effect transistor
JPS6018964A (en) Semiconductor device
JPH0770607B2 (en) Semiconductor device
JPS58142579A (en) Mos transistor
JPS63296264A (en) Static ram
JPS59231871A (en) Semiconductor device