JPS61139052A - Semiconductor integrated circuit part - Google Patents
Semiconductor integrated circuit partInfo
- Publication number
- JPS61139052A JPS61139052A JP59261139A JP26113984A JPS61139052A JP S61139052 A JPS61139052 A JP S61139052A JP 59261139 A JP59261139 A JP 59261139A JP 26113984 A JP26113984 A JP 26113984A JP S61139052 A JPS61139052 A JP S61139052A
- Authority
- JP
- Japan
- Prior art keywords
- terminal leads
- integrated circuit
- semiconductor integrated
- corners
- board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3421—Leaded components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Description
【発明の詳細な説明】
産業上の利用分野
本発明は電子機器に用いることができる半導体集積回路
部品に関するものである。DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to a semiconductor integrated circuit component that can be used in electronic equipment.
従来の技術
近年、半導体集積回路部品は電子機器に幅広く使用され
ている。BACKGROUND OF THE INVENTION In recent years, semiconductor integrated circuit components have been widely used in electronic devices.
以下図面を参照しながら、従来の半導体集積回路部品に
ついて説明する。Conventional semiconductor integrated circuit components will be described below with reference to the drawings.
第5図は従来の半導体集積回路部品の斜視図を示すもの
である。第6図において、1は半導体集積回路部品の樹
脂モールドされた本体部、2はその本体部の四辺より突
出した端子リードである。FIG. 5 shows a perspective view of a conventional semiconductor integrated circuit component. In FIG. 6, 1 is a resin-molded main body of a semiconductor integrated circuit component, and 2 is a terminal lead protruding from the four sides of the main body.
以上のように構成された半導体集積回路部品は、ごく一
般にはプリント基板に面実装されて使用される。その場
合、プリント基板への装着は機械装着、治工具による装
着或いは手装着によるものである。The semiconductor integrated circuit component configured as described above is generally used by being surface mounted on a printed circuit board. In that case, the mounting on the printed circuit board is carried out by machine mounting, mounting with a jig or tool, or manual mounting.
発明が解決しようとする問題点
しかしながら上記のような構成では、プリント基板の銅
箔に半導体集積回路部品を装着する機械装着の方法の場
合は専用機械が必要であり、設備投資が必要であると共
に機械効率をあげるためには同じような面実装部品を数
多く装着しなければならないため高効率を得にくかった
。また、治工具装着及び手装着の方法の場合はプリント
基板の銅箔に対して端子リード2の装着位置を合わせる
ことが非常にむつかしく現実的でないと共に取り付は不
良、位置ずれ等の製造不良を多発するという問題点を有
していた。Problems to be Solved by the Invention However, with the above configuration, in the case of a mechanical mounting method for mounting semiconductor integrated circuit components on the copper foil of a printed circuit board, a dedicated machine is required, and equipment investment is required. In order to increase mechanical efficiency, it was necessary to install many similar surface-mounted parts, making it difficult to obtain high efficiency. In addition, in the case of mounting with jigs or by hand, it is extremely difficult and impractical to align the mounting position of the terminal lead 2 with the copper foil of the printed circuit board, and the installation may be defective or may cause manufacturing defects such as misalignment. The problem was that it occurred frequently.
一方、電気的には第6図の半導体集積回路部品は端子リ
ード2の内1本或いは2本捏度のアース電位の端子を有
するが、特に高周波増幅回路などの場合には半導体集積
回路部品の下部にアース電位箔を設けることが電気的特
性の安定性を得る手段であった。しかしながら、半導体
集積回路部品の下部にアース箔を必要としたためプリン
ト基板の銅箔結線が困難になり、その結果、充分な電気
的安定度を得られないという問題点を有していた。On the other hand, electrically speaking, the semiconductor integrated circuit component shown in FIG. Providing a ground potential foil at the bottom was a means to obtain stability of electrical characteristics. However, since a grounding foil is required under the semiconductor integrated circuit component, it becomes difficult to connect the copper foil to the printed circuit board, and as a result, there is a problem in that sufficient electrical stability cannot be obtained.
本発明は上記問題点に鑑み、簡単な構造で非常に電気的
安定度が高く、機械装着、治工具装着、手装着いずれも
高精度に装着することができる半導体集積回路部品を提
供するものである。In view of the above-mentioned problems, the present invention provides a semiconductor integrated circuit component that has a simple structure, has extremely high electrical stability, and can be mounted with high precision by machine mounting, tool mounting, or manual mounting. be.
問題点を解決するための手段
上記問題点を解決するために本発明の半導体集積回路部
品は、樹脂モールドされた本体部の四辺に端子リードを
有する半導体集積回路部品において、樹脂モールドされ
た本体部の四隅の内、少なくとも2力所以上に内部のI
Cチップを搭載するグイボンドランドフレームと同一の
端子リードを設けたものである。Means for Solving the Problems In order to solve the above-mentioned problems, the semiconductor integrated circuit component of the present invention is a semiconductor integrated circuit component having terminal leads on the four sides of a resin-molded main body. At least two of the four corners of the
It is equipped with the same terminal leads as the Guibon land frame on which the C chip is mounted.
作用
本発明は上記した構成によって、半導体集積回路部品の
基板への装着の際、四隅の端子リードに対応する基板位
置に孔をあけ、その孔に四隅の端子リードを挿入するこ
とにより、上記四隅の端子リードが挿入される孔をガイ
ドにして半導体集積回路部品の基板への装着をすること
ができ、機械装着、治工具装着、手装着を問わず高精度
に装着できると共に、四隅の端子リードを半導体集積回
路部品内部のICチップを搭載するグイボンドランドと
同一にすることによシ、四隅の端子リードをアース端子
として使用でき、前記半導体集積回路部品の下部にアー
ス電位の銅箔を設ける必要がなくなり、回路結線が容易
になると同時に特に高周波増幅回路において高い安定度
を確保できるものである。Effects of the present invention With the above-described configuration, when mounting a semiconductor integrated circuit component on a board, holes are made at the positions of the board corresponding to the terminal leads at the four corners, and the terminal leads at the four corners are inserted into the holes. Semiconductor integrated circuit components can be mounted on the board using the holes into which the terminal leads are inserted as guides, and the mounting can be done with high precision regardless of whether it is mounted by machine, tool, or hand. By making it the same as the Guibon land on which the IC chip is mounted inside the semiconductor integrated circuit component, the terminal leads at the four corners can be used as ground terminals, and a copper foil with a ground potential is provided at the bottom of the semiconductor integrated circuit component. This eliminates the need for circuit wiring, facilitates circuit connection, and at the same time ensures high stability, especially in high-frequency amplification circuits.
実施例
以下本発明の半導体集積回路部品について、実施例の図
面を参照しながら説明する。EXAMPLES Below, the semiconductor integrated circuit component of the present invention will be explained with reference to the drawings of examples.
第1図は本発明の一実施例における半導体集積回路部品
の斜視図、第2図は基板装着時の側面図、第3図は同半
導体集積回路部品の平面図を示すものである。第1図〜
第3図において、1は半導体集積回路部品の樹脂モール
ドされた本体部、2は四辺に設けられた端子リード、3
は四隅に設けられた端子リードである。5はプリント基
板、6は銅箔、7は端子リード3を挿入する孔である。FIG. 1 is a perspective view of a semiconductor integrated circuit component according to an embodiment of the present invention, FIG. 2 is a side view of the semiconductor integrated circuit component when it is mounted on a board, and FIG. 3 is a plan view of the semiconductor integrated circuit component. Figure 1~
In Fig. 3, 1 is a resin-molded main body of a semiconductor integrated circuit component, 2 is terminal leads provided on four sides, and 3 is a resin-molded body of a semiconductor integrated circuit component.
are terminal leads provided at the four corners. 5 is a printed circuit board, 6 is a copper foil, and 7 is a hole into which the terminal lead 3 is inserted.
4はICチップの搭載するグイボンドランドであり、端
子リード3が一体に設けられている。Reference numeral 4 denotes a guide land on which an IC chip is mounted, and a terminal lead 3 is integrally provided.
以上のように構成された半導体集積回路部品について、
以下第1図、第2図及び第3図を用いてその動作を説明
する。本体部1の四辺より突出した端子リード2は面装
着形状をもち、更に四隅より突出した端子リード3は挿
入形状をもっており、この半導体集積回路部品をプリン
ト基板6に装着したとき、第2図に示すように端子リー
ド3はプリント基板6の挿入孔7に挿入されると共に各
々銅箔6に接続され、端子リード2も各々銅箔6に接続
される。一方、端子リード3は第3図に示すようにIC
チップのグイボンドランド4と同一であるため共通のア
ースとして使用できる。また、このグイボンドランド4
と端子リード3は半導体集積回路部品を製造する際、フ
レームの金型或いはエツチング版を所望の形状にするだ
けで実現でき、何等コスト上昇に結びつかないものであ
る。Regarding the semiconductor integrated circuit components configured as above,
The operation will be explained below using FIGS. 1, 2, and 3. The terminal leads 2 protruding from the four sides of the main body 1 have a surface mounting shape, and the terminal leads 3 protruding from the four corners have an insertion shape. When this semiconductor integrated circuit component is mounted on the printed circuit board 6, the shape shown in FIG. As shown, the terminal leads 3 are inserted into the insertion holes 7 of the printed circuit board 6 and are connected to the copper foils 6, respectively, and the terminal leads 2 are also connected to the copper foils 6, respectively. On the other hand, the terminal lead 3 is connected to the IC as shown in FIG.
Since it is the same as the Gui bond land 4 of the chip, it can be used as a common ground. Also, this Guibon Land 4
The terminal leads 3 and 3 can be realized by simply shaping a frame mold or etching plate into a desired shape when manufacturing semiconductor integrated circuit components, and do not result in any increase in costs.
以上のように本実施例によれば、樹脂モールドされた本
体部の四辺に端子リードを有する半導体集積回路部品に
おいて、樹脂モールドされた本体部の四隅に端子リード
を設け、且つ四隅の端子リードを基板挿入形状にすると
共に内部のICチップを搭載するグイボンドランドと同
一にすることにより、基板装着の際、四隅の端子リード
をプリント基板の孔へのガイドにして装着でき、機械装
着、治工具装着、手装着を問わず高精度に装着できる。As described above, according to this embodiment, in a semiconductor integrated circuit component having terminal leads on the four sides of the resin-molded main body, the terminal leads are provided at the four corners of the resin-molded main body, and the terminal leads at the four corners are provided. By making the board insertion shape and making it the same as the Guibon land that mounts the internal IC chip, when mounting the board, the terminal leads at the four corners can be used as guides to the holes in the printed board, making it easy to install machines and jigs. It can be installed with high precision regardless of whether it is worn by hand or by hand.
しかも、四隅の端子リードをアース端子として使用でき
、半導体集積回路部品の下部にアース電位の銅箔を設け
なくても高周波増幅回路において非常に高い安定度を確
保できる。また、半導体集積回路部品の下部の銅箔が比
較的自由に結線できるため、設計が容易になる。Moreover, the terminal leads at the four corners can be used as ground terminals, and very high stability can be ensured in the high frequency amplifier circuit without providing a copper foil at ground potential below the semiconductor integrated circuit component. Further, since the copper foil at the bottom of the semiconductor integrated circuit component can be connected relatively freely, the design becomes easier.
尚、前記実施例では端子リード3の形状を基板挿入形状
としたが、第4図に示すように端子リード3の先端部を
二分割し、基板挿入と同時に面装着できるように約90
度開くようにフォーミングしても同様の結果を得られる
ことは明らかである。In the above embodiment, the terminal lead 3 was shaped to be inserted into a board, but as shown in FIG.
It is clear that similar results can be obtained by forming the material more open.
発明の効果
以上のように本発明は、樹脂モールドされた本体部の四
辺に端子リードを有する半導体集積回路部品において、
樹脂モールドされた本体部の四隅に端子リードを設け、
且つ四隅の端子リードを基板挿入形状にすると共に内部
のICチップを搭載するダイボンドランドと同一にする
ことにより、基板への装着の際、四隅の端子リードをプ
リント基板の孔をガイドにして装着できるため、機械装
着、治工具装着、手装着を問わず高精度に装着できると
共に四隅のリードをアース端子として使用でき、半導体
集積回路部品の下部にアース電位の銅箔を設けなくても
特に高周波増幅回路において高い電気的安定度を確保で
きる。また、半導体集積回路部品の下部の銅箔が比較的
自由に結線できるため、設計を容易にすることができる
。Effects of the Invention As described above, the present invention provides a semiconductor integrated circuit component having terminal leads on the four sides of a resin-molded main body.
Terminal leads are provided at the four corners of the resin-molded main body.
In addition, by making the terminal leads at the four corners into a board insertion shape and making them the same as the die bond lands on which the internal IC chip is mounted, the terminal leads at the four corners can be installed using the holes in the printed circuit board as guides when mounting on the board. Therefore, it can be mounted with high precision regardless of whether it is mounted by machine, jig, or hand, and the leads at the four corners can be used as ground terminals, making it possible to perform especially high-frequency amplification without placing copper foil at ground potential below the semiconductor integrated circuit components. High electrical stability can be ensured in the circuit. Further, since the copper foil at the bottom of the semiconductor integrated circuit component can be connected relatively freely, the design can be facilitated.
第1図は本発明の一実施例における半導体集積回路部品
の斜視図、第2図は同半導体集積回路部品の基板への装
着時の側面図、第3図は同半導体集積回路部品の平面図
、第4図は本発明の他の実施例における端子リードの拡
大図、第5図は従来の半導体集積回路部品の斜視図であ
る。
1・・・・・半導体集積回路部品の樹脂モールドされた
本体部、2・・・・・四辺に設けられた端子リード、3
・・・・・・四隅に設けられた端子リード、4・・・・
・工Cチップを搭載するダイボンドランド、6・・・・
・・プリント基板、6・・・・・銅箔、7・・・・・・
端子リード3を挿入する孔。FIG. 1 is a perspective view of a semiconductor integrated circuit component according to an embodiment of the present invention, FIG. 2 is a side view of the semiconductor integrated circuit component when it is mounted on a board, and FIG. 3 is a plan view of the semiconductor integrated circuit component. 4 is an enlarged view of a terminal lead in another embodiment of the present invention, and FIG. 5 is a perspective view of a conventional semiconductor integrated circuit component. 1... Resin-molded main body of semiconductor integrated circuit component, 2... Terminal leads provided on four sides, 3
...Terminal leads provided at the four corners, 4...
・Dibond land equipped with engineering C chip, 6...
...Printed circuit board, 6...Copper foil, 7...
A hole into which the terminal lead 3 is inserted.
Claims (3)
有し、且つ上記本体部の四隅の内少なくとも2カ所以上
に内部のICチップを搭載するダイボンドランドと同一
の端子リードを設けたことを特徴とする半導体集積回路
部品。(1) Terminal leads are provided on the four sides of the resin-molded main body, and the same terminal leads as the die bond land on which the internal IC chip is mounted are provided in at least two of the four corners of the main body. Characteristic semiconductor integrated circuit components.
且つ四隅の端子リードが基板への挿入形状を有すること
を特徴とする特許請求の範囲第1項記載の半導体集積回
路部品。(2) The terminal leads on the four sides are surface-mounted to the board,
The semiconductor integrated circuit component according to claim 1, wherein the terminal leads at the four corners have a shape to be inserted into the board.
基板への挿入形状、他方が基板への面装着形状を有する
ように約90度拡開したことを特徴とする特許請求範囲
第1項記載の半導体集積回路部品。(3) Only the tips of the terminal leads at the four corners are divided into two parts, and one part is expanded by about 90 degrees so that it has a shape for insertion into the board, and the other part has a shape for surface mounting on the board. The semiconductor integrated circuit component according to item 1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59261139A JPS61139052A (en) | 1984-12-11 | 1984-12-11 | Semiconductor integrated circuit part |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59261139A JPS61139052A (en) | 1984-12-11 | 1984-12-11 | Semiconductor integrated circuit part |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS61139052A true JPS61139052A (en) | 1986-06-26 |
Family
ID=17357631
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59261139A Pending JPS61139052A (en) | 1984-12-11 | 1984-12-11 | Semiconductor integrated circuit part |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61139052A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2633485A1 (en) * | 1988-06-24 | 1989-12-29 | Toshiba Kk | METHOD AND APPARATUS USING FICTIONAL TRACKS FOR CONNECTING ELECTRONIC COMPONENTS |
JP2011029664A (en) * | 1999-06-30 | 2011-02-10 | Renesas Electronics Corp | Semiconductor device |
US9425165B2 (en) | 2003-11-27 | 2016-08-23 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
-
1984
- 1984-12-11 JP JP59261139A patent/JPS61139052A/en active Pending
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2633485A1 (en) * | 1988-06-24 | 1989-12-29 | Toshiba Kk | METHOD AND APPARATUS USING FICTIONAL TRACKS FOR CONNECTING ELECTRONIC COMPONENTS |
JP2011029664A (en) * | 1999-06-30 | 2011-02-10 | Renesas Electronics Corp | Semiconductor device |
US8637965B2 (en) | 1999-06-30 | 2014-01-28 | Renesas Electronics Corporation | Semiconductor device and a method of manufacturing the same and a mounting structure of a semiconductor device |
US8969138B2 (en) | 1999-06-30 | 2015-03-03 | Renesas Electronics Corporation | Semiconductor device and a method of manufacturing the same and a mounting structure of a semiconductor device |
US9484288B2 (en) | 1999-06-30 | 2016-11-01 | Renesas Technology Corporation | Semiconductor device and a method of manufacturing the same and a mounting structure of a semiconductor device |
US9425165B2 (en) | 2003-11-27 | 2016-08-23 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
US9806035B2 (en) | 2003-11-27 | 2017-10-31 | Renesas Electronics Corporation | Semiconductor device |
US10249595B2 (en) | 2003-11-27 | 2019-04-02 | Renesas Electronics Corporation | Method of manufacturing a semiconductor device |
US10998288B2 (en) | 2003-11-27 | 2021-05-04 | Renesas Electronics Corporation | Method of manufacturing a semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6080602A (en) | Method of producing a semiconductor device using a reduced mounting area | |
JPH03165545A (en) | High-performance overmold type electronic device and its manufacture | |
JPH07193187A (en) | Electronic device having both heat sink and electric contact on single plane | |
US11910519B2 (en) | Integrated circuit / printed circuit board assembly and method of manufacture | |
US20030042582A1 (en) | Semiconductor package | |
JPS61139052A (en) | Semiconductor integrated circuit part | |
US7076870B2 (en) | Manufacturing process for a surface-mount metal-cavity package for an oscillator crystal blank | |
US6948239B2 (en) | Method for fabricating semiconductor apparatus using board frame | |
JPH05259372A (en) | Hibrid ic | |
KR19980043249A (en) | Chip Scale Package with Grooved Printed Circuit Board | |
US20240128170A1 (en) | Hybrid chip carrier package | |
JPS6038291Y2 (en) | Printed wiring board for chip mounting | |
US20230063343A1 (en) | Multilevel package substrate device with bga pin out and coaxial signal connections | |
KR20020028473A (en) | Stack package | |
JPH0271551A (en) | Semiconductor device | |
JPH01310587A (en) | Electronic circuit unit provided with plane antenna | |
JPH01138791A (en) | Hybrid integrated circuit device | |
JP2001203293A (en) | Producing method for semiconductor device | |
JP3237212B2 (en) | Stepped substrate manufacturing method | |
KR19990086218A (en) | Manufacturing method of leadless semiconductor chip package | |
JPH0744042Y2 (en) | Single in-line type hybrid integrated circuit device | |
JP3170033B2 (en) | Electronic circuit device | |
KR20240047555A (en) | Lead structure and processing method of semiconductor lead frame for improving electrical characteristics by forming high solder layer between semiconductor package and substrate with tin plating groove | |
KR20210123752A (en) | Lead structure and lead processing method of lead frame for semiconductor package | |
JP2004055834A (en) | Hybrid integrated circuit device |