JPS61128820U - - Google Patents

Info

Publication number
JPS61128820U
JPS61128820U JP1171185U JP1171185U JPS61128820U JP S61128820 U JPS61128820 U JP S61128820U JP 1171185 U JP1171185 U JP 1171185U JP 1171185 U JP1171185 U JP 1171185U JP S61128820 U JPS61128820 U JP S61128820U
Authority
JP
Japan
Prior art keywords
fet
bias
couplers
circuits
phase detector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1171185U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1171185U priority Critical patent/JPS61128820U/ja
Publication of JPS61128820U publication Critical patent/JPS61128820U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの発明の一実施例を示すリミタアン
プの構成図、第2図は従来のリミタアンプの構成
図である。図において、1はFET、2は整合回
路、3はバイアス回路、4はコンデンサ、5はゲ
ートバイアス端子、6はドレインバイアス端子、
7は信号入力端子、8は信号出力端子、9は結合
器、10は位相検出器、11は制御回路である。
なお、各図中、同一符号は同一または相当部分を
示す。
FIG. 1 is a block diagram of a limiter amplifier showing an embodiment of the present invention, and FIG. 2 is a block diagram of a conventional limiter amplifier. In the figure, 1 is a FET, 2 is a matching circuit, 3 is a bias circuit, 4 is a capacitor, 5 is a gate bias terminal, 6 is a drain bias terminal,
7 is a signal input terminal, 8 is a signal output terminal, 9 is a coupler, 10 is a phase detector, and 11 is a control circuit.
In each figure, the same reference numerals indicate the same or corresponding parts.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] ソース端子を接地したFETと、上記FETの
ゲート端子及びドレイン端子にそれぞれ接続され
、上記FETにバイアスを供給する二つのバイア
ス回路と、上記各バイアス回路にそれぞれ接続さ
れる二つの整合回路と、上記二つの整合回路にそ
れぞれ接続される二つの結合器と、上記二つの結
合器に共通に接続される一つの位相検出器と、上
記位相検出器に接続される一つの制御回路とを備
えたことを特徴とするFETリミタアンプ。
An FET whose source terminal is grounded, two bias circuits connected to the gate terminal and drain terminal of the FET and supplying bias to the FET, two matching circuits connected to each of the bias circuits, and Two couplers each connected to two matching circuits, one phase detector commonly connected to the two couplers, and one control circuit connected to the phase detector. FET limiter amplifier featuring
JP1171185U 1985-01-30 1985-01-30 Pending JPS61128820U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1171185U JPS61128820U (en) 1985-01-30 1985-01-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1171185U JPS61128820U (en) 1985-01-30 1985-01-30

Publications (1)

Publication Number Publication Date
JPS61128820U true JPS61128820U (en) 1986-08-12

Family

ID=30494084

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1171185U Pending JPS61128820U (en) 1985-01-30 1985-01-30

Country Status (1)

Country Link
JP (1) JPS61128820U (en)

Similar Documents

Publication Publication Date Title
JPS61128820U (en)
JPS61162126U (en)
JPH0461922U (en)
JPS62203530U (en)
JPS6224539U (en)
JPS61168715U (en)
JPS6381411U (en)
JPS6150328U (en)
JPS61124095U (en)
JPS6415415U (en)
JPS61119420U (en)
JPS6381515U (en)
JPS637812U (en)
JPH0288305U (en)
JPS61110178U (en)
JPS6118647U (en) Transmission output switching circuit
JPS6383811U (en)
JPH0346220U (en)
JPH01160707U (en)
JPS61174212U (en)
JPH01115319U (en)
JPS61174213U (en)
JPS62191216U (en)
JPS58149826U (en) analog switch circuit
JPS6286719U (en)