JPS61127042A - 論理シミユレ−シヨンのテストカバレ−ジ方式 - Google Patents

論理シミユレ−シヨンのテストカバレ−ジ方式

Info

Publication number
JPS61127042A
JPS61127042A JP59248111A JP24811184A JPS61127042A JP S61127042 A JPS61127042 A JP S61127042A JP 59248111 A JP59248111 A JP 59248111A JP 24811184 A JP24811184 A JP 24811184A JP S61127042 A JPS61127042 A JP S61127042A
Authority
JP
Japan
Prior art keywords
file
microprogram
information
signal
coverage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59248111A
Other languages
English (en)
Japanese (ja)
Other versions
JPH029370B2 (enrdf_load_stackoverflow
Inventor
Zentaro Kato
加藤　善太郎
Kohei Fukuoka
福岡　浩平
Kanji Kubo
久保　完次
Kuniaki Kondo
近藤　邦朗
Koichi Nakagawa
中川　弘一
Katsuro Wakai
若井　勝郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59248111A priority Critical patent/JPS61127042A/ja
Publication of JPS61127042A publication Critical patent/JPS61127042A/ja
Publication of JPH029370B2 publication Critical patent/JPH029370B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP59248111A 1984-11-26 1984-11-26 論理シミユレ−シヨンのテストカバレ−ジ方式 Granted JPS61127042A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59248111A JPS61127042A (ja) 1984-11-26 1984-11-26 論理シミユレ−シヨンのテストカバレ−ジ方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59248111A JPS61127042A (ja) 1984-11-26 1984-11-26 論理シミユレ−シヨンのテストカバレ−ジ方式

Publications (2)

Publication Number Publication Date
JPS61127042A true JPS61127042A (ja) 1986-06-14
JPH029370B2 JPH029370B2 (enrdf_load_stackoverflow) 1990-03-01

Family

ID=17173390

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59248111A Granted JPS61127042A (ja) 1984-11-26 1984-11-26 論理シミユレ−シヨンのテストカバレ−ジ方式

Country Status (1)

Country Link
JP (1) JPS61127042A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01100642A (ja) * 1987-10-14 1989-04-18 Hitachi Ltd 計算機システムのテストカバレージ方式
JPH04239338A (ja) * 1991-01-11 1992-08-27 Nec Corp マイクロプログラム網羅率測定方式

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01100642A (ja) * 1987-10-14 1989-04-18 Hitachi Ltd 計算機システムのテストカバレージ方式
JPH04239338A (ja) * 1991-01-11 1992-08-27 Nec Corp マイクロプログラム網羅率測定方式

Also Published As

Publication number Publication date
JPH029370B2 (enrdf_load_stackoverflow) 1990-03-01

Similar Documents

Publication Publication Date Title
JP2795244B2 (ja) プログラムデバッグシステム
CN117094269B (zh) 一种验证方法、装置、电子设备及可读存储介质
US6625759B1 (en) Method and apparatus for verifying the fine-grained correctness of a behavioral model of a central processor unit
US6112022A (en) Method for simulating ULSI/VLSI circuit designs
CN112597718B (zh) 集成电路设计的验证方法、验证装置以及存储介质
CN110209586A (zh) 一种基于人工智能的软件自动化测试方法，终端及存储介质
JP6664562B1 (ja) デバッグ支援装置、デバッグ支援方法、デバッグ支援プログラム
CN115470125B (zh) 基于日志文件的调试方法、设备以及存储介质
US10140405B2 (en) Method and apparatus for finding logic equivalence between register transfer level and post synthesis nets
CN114548027B (zh) 在验证系统中追踪信号的方法、电子设备及存储介质
JPS61127042A (ja) 論理シミユレ−シヨンのテストカバレ−ジ方式
US6813751B2 (en) Creating standard VHDL test environments
CN114328062B (zh) 校验缓存一致性的方法、装置和存储介质
JPS6141017B2 (enrdf_load_stackoverflow)
JP2008226020A (ja) レジスタ検証装置、方法及びプログラム
CN116541266A (zh) 程序的运行方法、装置、设备及介质
US5245549A (en) Gate addressing system for logic simulation machine
CN117454835B (zh) 保存和读取波形数据的方法、电子设备以及存储介质
JPS63205760A (ja) 論理シミユレ−シヨンのテストカバレ−ジ方式
JP2018026067A (ja) シミュレーション装置および同装置における接続情報生成方法
JP2002041595A (ja) バックアノテーション装置およびその方法
US10614181B2 (en) Electronic design tools using non-synthesizable circuit elements
JPH01100642A (ja) 計算機システムのテストカバレージ方式
CN116541220A (zh) 一种pcie加速卡老化测试方法、系统、终端及存储介质
CN116861829A (zh) 用于定位逻辑系统设计中错误的方法、电子设备