JPS6092326U - Numerical input device - Google Patents
Numerical input deviceInfo
- Publication number
- JPS6092326U JPS6092326U JP18410983U JP18410983U JPS6092326U JP S6092326 U JPS6092326 U JP S6092326U JP 18410983 U JP18410983 U JP 18410983U JP 18410983 U JP18410983 U JP 18410983U JP S6092326 U JPS6092326 U JP S6092326U
- Authority
- JP
- Japan
- Prior art keywords
- input device
- numerical input
- memory circuit
- logical values
- keys
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electric Clocks (AREA)
- Input From Keyboards Or The Like (AREA)
- Electronic Switches (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案の一実施例を示した正面図、第２図は回
路構成の一例を示したブロック図である。
１．２・・・・・・論理キー、７・・・記憶回路。FIG. 1 is a front view showing an embodiment of the present invention, and FIG. 2 is a block diagram showing an example of the circuit configuration. 1.2...Logic key, 7...Memory circuit.
Claims (1)
キーからの論理値を記憶する４ビツトの記憶回路とから
なり、この記憶回路の出力を１桁分の数値データとして
入力することを特徴とする数値入力装置。It consists of keys corresponding to the logical values of r()J and rIJ, and a 4-bit memory circuit that stores the logical values from these keys.The output of this memory circuit can be input as numerical data for one digit. Characteristic numerical input device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18410983U JPS6092326U (en) | 1983-11-29 | 1983-11-29 | Numerical input device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18410983U JPS6092326U (en) | 1983-11-29 | 1983-11-29 | Numerical input device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6092326U true JPS6092326U (en) | 1985-06-24 |
Family
ID=30398286
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18410983U Pending JPS6092326U (en) | 1983-11-29 | 1983-11-29 | Numerical input device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6092326U (en) |
-
1983
- 1983-11-29 JP JP18410983U patent/JPS6092326U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6092326U (en) | Numerical input device | |
| JPS59104400U (en) | data storage device | |
| JPS5836445U (en) | Data selection circuit | |
| JPS58124895U (en) | Alarm signal holding circuit | |
| JPS5871942U (en) | Power control key holder | |
| JPS5881654U (en) | arithmetic processing unit | |
| JPS6039164U (en) | input/output device | |
| JPS5860398U (en) | Memory protect signal generator | |
| JPS60109133U (en) | semiconductor integrated circuit | |
| JPS59140147U (en) | Display means | |
| JPS585097U (en) | Blow pattern generation circuit | |
| JPS5866442U (en) | input device | |
| JPS6095741U (en) | electronic timer | |
| JPS59189336U (en) | input circuit | |
| JPS5868723U (en) | Frequency characteristic circuit | |
| JPS586494U (en) | output synthesizer | |
| JPS5984697U (en) | Arithmetic circuit | |
| JPS601035U (en) | delay device | |
| JPS5823433U (en) | noise suppression circuit | |
| JPS58166066U (en) | Control device input/output board | |
| JPS58124804U (en) | process input/output device | |
| JPS6086035U (en) | input protection circuit | |
| JPS58142733U (en) | Input/output port multiplexing circuit for one-chip microcontroller for in-vehicle electronic equipment | |
| JPS5874194U (en) | alarm clock | |
| JPS595095U (en) | memory integrated circuit |