JPS6086900A - Handler for measuring semiconductor device - Google Patents

Handler for measuring semiconductor device

Info

Publication number
JPS6086900A
JPS6086900A JP58195067A JP19506783A JPS6086900A JP S6086900 A JPS6086900 A JP S6086900A JP 58195067 A JP58195067 A JP 58195067A JP 19506783 A JP19506783 A JP 19506783A JP S6086900 A JPS6086900 A JP S6086900A
Authority
JP
Japan
Prior art keywords
semiconductor device
measuring device
handler
measuring
conveyance path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58195067A
Other languages
Japanese (ja)
Other versions
JPH0241920B2 (en
Inventor
岩瀬 寛治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58195067A priority Critical patent/JPS6086900A/en
Publication of JPS6086900A publication Critical patent/JPS6086900A/en
Publication of JPH0241920B2 publication Critical patent/JPH0241920B2/ja
Granted legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔発明の属する技術分野〕 本発明は半導体装置の′電気的特性、外形寸法を検査す
る半導体装置用ノ・ンドラーに関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Technical field to which the invention pertains] The present invention relates to a handler for semiconductor devices that inspects the electrical characteristics and external dimensions of semiconductor devices.

〔従来技術〕[Prior art]

半導体装置においてはそのリード曲り等により外形寸法
に不具合が生じることがあシ、そのために必要な場合は
別途目視による外観検査が行なわれている。
In semiconductor devices, defects in external dimensions may occur due to bending of the leads, etc. Therefore, a separate visual inspection is performed when necessary.

従来から広く用いられている半導体装置測定用ハンドラ
ー(以下、ハンドラーと称す)の−例を第1図に示す。
An example of a semiconductor device measurement handler (hereinafter referred to as handler) that has been widely used in the past is shown in FIG.

図中、1は電気的測定前の被測定半導体装置を入れたマ
ガジンケース、2は被測定 ・半導体装置の電気的特性
を検査する測定器、3は搬送路、4は測定の終了した半
導体装置を納める収納部である。この種の従来の装置で
はマガジンケース1に入った被測定半導体装置は搬送路
3を通って測定器2で一旦止まり、ここで電気的特性を
検査された後、良品のみが搬送路3を経て収納部4に納
められる。従って、この場合リード形状に異常をきたし
外形寸法に不具合が生じた半導体装置を、この過程で取
り除くことはできないため、別に外観チェック等の工程
が必要となる。
In the figure, 1 is a magazine case containing a semiconductor device to be measured before electrical measurement, 2 is a measuring instrument for testing the electrical characteristics of the semiconductor device to be measured, 3 is a transport path, and 4 is a semiconductor device after measurement has been completed. It is a storage section that stores. In this type of conventional device, semiconductor devices to be measured placed in a magazine case 1 pass through a transport path 3 and stop at a measuring device 2, where their electrical characteristics are inspected, and only non-defective devices are passed through the transport path 3. It is stored in the storage section 4. Therefore, in this case, a semiconductor device with an abnormal lead shape and defective external dimensions cannot be removed in this process, so a separate process such as external appearance checking is required.

〔発明の目的〕[Purpose of the invention]

本発明は半導体装置の外形寸法の検査と電気的特性の検
査とを自動的に実行できる装置を提供するものである。
The present invention provides an apparatus that can automatically inspect the external dimensions and electrical characteristics of a semiconductor device.

〔発明の構成〕[Structure of the invention]

本発明は半導体装置を移送させる搬送路の途中に、半導
体装置の電気的特性を検査する測定器と、半導体装置の
外形寸法が規格内であるかどうかを検査する測定器とを
設置し、かつ各測定器より出力される判定信号に基づい
て不良品を搬送路から取り去る機構を備えだことを特徴
とする半導体装置測定用ハンドラーである。
The present invention installs a measuring device for inspecting the electrical characteristics of the semiconductor device and a measuring device for inspecting whether the external dimensions of the semiconductor device are within the specifications, in the middle of a transportation path for transferring the semiconductor device, and This handler for semiconductor device measurement is characterized by being equipped with a mechanism for removing defective products from a conveyance path based on determination signals output from each measuring device.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を図により説明する。 Hereinafter, one embodiment of the present invention will be described with reference to the drawings.

第2図は本発明の一実施例を示すものであり、第3図、
第4図は第1図の各測定器を拡大して示すものである。
FIG. 2 shows an embodiment of the present invention, and FIG.
FIG. 4 shows each measuring device in FIG. 1 in an enlarged manner.

第2図において、1はマガジンケース、2は電気的特性
を検査する測定器、3は搬送路、5,6は被測定半導体
装置の外形寸法をそれぞれ搬送方向から垂直な面及び搬
送方向に平行な面から測定する測定器である。
In Figure 2, 1 is a magazine case, 2 is a measuring device for testing electrical characteristics, 3 is a transport path, and 5 and 6 are the external dimensions of the semiconductor device to be measured, respectively, in a plane perpendicular to the transport direction and parallel to the transport direction. It is a measuring instrument that measures from various aspects.

第3図に示すように搬送方向に対し半導体装置の垂直な
面の外形寸法を検査する測定器5は分離面7で上下に組
合された上枠5αと下枠5bとから構成し、下枠5bに
は半導体装置ICをそのリードR1゜R2間で支える台
座5Gを設け、規格の外形寸法でへ字状に開いたリード
R□、R2を受入れる側溝5d、5dを該台座5cの両
側に設ける。また、上枠5aの下面には半導体装置IC
を受入れる凹部5eを設け、凹部5e及び側溝5dには
、例えばフォトトランジスターと受光素子との組合せか
らな9上下%5a、5bの側溝及び凹部を半導体装置が
通過するがどうかを監視して良品・不良品を判定する判
定素子5fを設置する。一方判定素子5fの出刃信号に
基づいて分離面7から上枠5aを上方に押し開き不良品
を搬送路から取り去るハンドリング機構9を測定器5に
併設する。
As shown in FIG. 3, the measuring instrument 5 for inspecting the external dimensions of a semiconductor device perpendicular to the transport direction is composed of an upper frame 5α and a lower frame 5b which are vertically combined at a separation surface 7. 5b is provided with a pedestal 5G that supports the semiconductor device IC between its leads R1 and R2, and side grooves 5d and 5d are provided on both sides of the pedestal 5c to receive the leads R□ and R2, which are opened in a square shape with standard external dimensions. . Further, a semiconductor device IC is provided on the lower surface of the upper frame 5a.
A recess 5e is provided to receive the semiconductor device, and the recess 5e and side groove 5d are monitored to see if a semiconductor device, such as a combination of a phototransistor and a light-receiving element, passes through the side groove and recess of 9% above and below 5a and 5b. A determination element 5f for determining defective products is installed. On the other hand, the measuring device 5 is provided with a handling mechanism 9 that pushes the upper frame 5a upward from the separation surface 7 and removes defective products from the conveyance path based on the cutting signal from the determination element 5f.

第4図に示すように搬送路に平行な面での外形寸法を検
査する測定器6は本体6aに、半導体装置ICのリード
R,,R2に対応する櫛歯状の複数本の側溝6b 、 
6b・・・を設け、該側溝6bには、例えばフォトトラ
ンジスタと受光素子との組合せからなシ側苛を半導体装
置が通過するがどうかを監視して良情・不良品を判定す
る判定素子6Gを設置する。一方判定素子6Gの出力信
号に基づいて不良な半導体装置ICの下部に差し込みこ
れを搬送路から取9去る取外し治具8を測定器6に併設
する。
As shown in FIG. 4, the measuring device 6 for inspecting external dimensions in a plane parallel to the conveyance path has a main body 6a with a plurality of comb-shaped side grooves 6b corresponding to the leads R, R2 of the semiconductor device IC.
6b..., and in the gutter 6b, there is a determination element 6G that monitors whether a semiconductor device passes through the side groove, such as a combination of a phototransistor and a light receiving element, and determines whether it is in good condition or defective. Set up. On the other hand, a removal jig 8 is attached to the measuring device 6, which is inserted into the lower part of the defective semiconductor device IC and removed from the conveyance path based on the output signal of the determination element 6G.

また測定器2の下流には、該測定器2で出力される判定
信号に基づいて不良品を搬送路3から取り去るハンドリ
ング機構10を設置する。
Further, downstream of the measuring device 2, a handling mechanism 10 is installed which removes defective products from the conveyance path 3 based on the determination signal outputted by the measuring device 2.

この実施例では被測定物の二方向から見た外形寸法が規
格内である場合のみ被測定物が2台の外形寸法測定器5
,6を通り抜けることができ、規格外であれば通り抜け
ることができないゲージ方式の測定器の例を示したが、
外形寸法測定器は他の方式でも同様の効果を得ることが
できるものである。
In this embodiment, only when the external dimensions of the measured object as seen from two directions are within the standard, the measured object is equipped with two external dimension measuring instruments 5.
, 6, but cannot pass if it is out of specification.
Similar effects can be obtained using other types of external dimension measuring instruments.

第2図に示すハンドラーでは、被測定半導体装置はマガ
ジンケース1から搬送路3を通り、測定器2で一旦市ま
り電気的特性を測定され、良品であれば外形寸法測定器
5に移送され、不良品はハンドリング機構10により搬
送路3から除去される。
In the handler shown in FIG. 2, a semiconductor device to be measured passes through a conveyance path 3 from a magazine case 1, is once placed in a measuring device 2, and its electrical characteristics are measured, and if it is a good product, it is transferred to an external dimension measuring device 5. Defective products are removed from the conveyance path 3 by the handling mechanism 10.

次に良品は搬送路3の途中に設けられた外形寸法測定器
5を通過する際に搬送方向から垂直な面での外形寸法が
規格に合うかどうか測定され、規格にあった良品は次の
外形寸法測定器6に送られる。−1不良品は測定器5に
併設されたハンドリング機構9により除去される。最後
に外形寸法測定器6を通過する際に搬送路に平行な面で
の外形寸法が規格に合うかどうか測定され、規格にあっ
た良品は収納部4に納められる。−1不良品は測定器6
に併設された取外し治具8により除去される。従って、
このハンドラーを通過した半導体装置は電気的測定及び
外形寸法測定が同時に実施され、従来別々に実施されて
いた半導体装置の電気的測定と外形寸法測定が本発明に
よるハンドラーでは同時に実施できるものである。この
場合、外形寸法の不具合があると、外形寸法測定器5又
は6に被測定半導体装置がひっかかることになるが、こ
のだめの時間損失を防止する例を第5図に示す。
Next, when the non-defective products pass through an external dimension measuring device 5 installed in the middle of the transport path 3, the external dimensions in a plane perpendicular to the transport direction are measured to see if they meet the standards. It is sent to the external dimension measuring device 6. -1 Defective products are removed by the handling mechanism 9 attached to the measuring device 5. Finally, when passing through the external dimension measuring device 6, the external dimensions on a plane parallel to the conveyance path are measured to see if they meet the specifications, and non-defective products that meet the specifications are stored in the storage section 4. -1 Defective product is measuring device 6
It is removed by a removal jig 8 attached to the. Therefore,
A semiconductor device that has passed through this handler undergoes electrical measurements and external dimension measurements at the same time, and the handler according to the present invention can simultaneously perform electrical measurements and external dimension measurements of a semiconductor device, which were conventionally performed separately. In this case, if there is a defect in the external dimensions, the semiconductor device to be measured will get caught in the external dimension measuring device 5 or 6, but an example of preventing this unnecessary time loss is shown in FIG.

第5図において、マガジンケース1に搬送路3cLを接
続し、該搬送路3aの途中に電気的特性を検査する測定
器2を設置するとともに下流側に、測定器2で出力され
る判定信号に基づいて不良品を搬送路3αから取シ去る
ハンドリング機構10を設置する。
In FIG. 5, a conveyance path 3cL is connected to the magazine case 1, and a measuring device 2 for testing electrical characteristics is installed in the middle of the conveying path 3a. A handling mechanism 10 is installed to remove defective products from the conveyance path 3α based on the handling mechanism.

前記搬送路3CLを分岐させて分岐路3b 、 3cに
第3図に示す同種の外形寸法測定器5,5′を並列に設
置し、該分岐路3b、 3 cに合流部を設けて再び分
岐させ該分岐路3d、3gに第4図に示す同種の外形寸
法測定器6,6′を並列に設置する。そして2本の分岐
路3d。
The conveyance path 3CL is branched, and external dimension measuring instruments 5 and 5' of the same type shown in FIG. External dimension measuring instruments 6 and 6' of the same type shown in FIG. 4 are installed in parallel on the branch paths 3d and 3g. And two branch roads 3d.

3eを合流させて収納部4に接続する。さらに、分岐路
3b、3c及び3d、3gの合流部に通路切替器11.
12をそれぞれ設置し、上流側の通路切替器11を測定
器5,5′で出力される判定信号によシ駆動し、−1下
流側の通路切替器12を測定2S6+6’で出力される
判定信号で駆動する。第5図では外形寸法測定器5及び
6に並列に同種の外形寸法測定器5′及び6′を設置す
ることにより、外形寸法測定器5又は6′に被測定半導
体装置がひっかかった場合、通路切替器ii 、 12
により搬送路を切替え後続の被測定半導体装置を並列に
設置された外形寸法測定器5′又は6′へ導き、ハンド
ラーの時間損失を防止するもの、である。
3e are merged and connected to the storage section 4. Further, a path switching device 11 is provided at the confluence of the branch paths 3b, 3c, 3d, and 3g.
12 are installed respectively, and the upstream passage switching device 11 is driven by the judgment signal output from the measuring devices 5 and 5', and the -1 downstream passage switching device 12 is driven by the judgment signal output at measurement 2S6+6'. Driven by a signal. In FIG. 5, by installing the same type of external dimension measuring instruments 5' and 6' in parallel with the external dimension measuring instruments 5 and 6, if the semiconductor device to be measured gets caught in the external dimension measuring instruments 5 or 6', the Switcher ii, 12
This is to prevent time loss for the handler by switching the conveyance path and guiding the subsequent semiconductor device to be measured to the external dimension measuring device 5' or 6' installed in parallel.

以上の説明では製品外形の測定器5,6を電気的特性を
測定する測定器2の後に設けているが、その配置関係を
逆にして製品外形の測定器5,6を測定器2の前に設け
ることによってさらに有効となる。すなわち、外形寸法
の異常品が流れると、測定器2を破損させたり又、本来
良品となるべき軽度な外形寸法の異常品も電気的特性不
良として廃棄されたりすることを防ぐことができる。
In the above explanation, the measuring devices 5 and 6 for measuring the product external shape are installed after the measuring device 2 that measures the electrical characteristics, but by reversing the arrangement, the measuring devices 5 and 6 for measuring the product external shape are placed in front of the measuring device 2. It becomes even more effective by providing the That is, it is possible to prevent the measuring device 2 from being damaged if a product with an abnormal external dimension flows, or from discarding a product with a mild external dimension that should normally be a non-defective product as having a defective electrical characteristic.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は従来側々に行なわれていた
電気的特性及び外形寸法の検査を同時に行なうことがで
き、作業能率を向上できる効果を有するものである。
As explained above, the present invention has the effect of being able to simultaneously perform the inspection of electrical characteristics and external dimensions, which have conventionally been carried out separately, thereby improving work efficiency.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来のハンドラーの構成図、第2図は本発明に
よるハンドラーの実施例を示す構成図、第3図は第2図
における一方の外形寸法測定器を示す断面図、第4図は
第2図における他方の外形寸法測定器を示す斜視図、第
5図は本発明の他の実施例を示す構成図である。 2・・・測定器、3・・・搬送路、5 、5’、 6 
、6’・・・測定器、8゜9.10・・・不良品を搬送
路から取り去る機構特許出願人 日本電気体式会社
Fig. 1 is a block diagram of a conventional handler, Fig. 2 is a block diagram showing an embodiment of the handler according to the present invention, Fig. 3 is a sectional view showing one of the external dimension measuring instruments in Fig. FIG. 2 is a perspective view showing the other external dimension measuring instrument, and FIG. 5 is a configuration diagram showing another embodiment of the present invention. 2... Measuring device, 3... Conveyance path, 5, 5', 6
, 6'... Measuring instrument, 8゜9.10... Mechanism for removing defective products from the conveyance path Patent applicant Nippon Denki Shiki Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims] (1)半導体装置を移送させる搬送路の途中に、半導体
装置の電気的特性を検査する測定器と、半導体装置の幅
、長さ、厚さ、リード間隔等の外形寸法が規格内である
かどうかを検査する測定器とを設置し、かつ各測定器よ
り出力される判定信号に基づいて不良品を搬送路から取
9去るノ・ンドリング機構を備えたことを特徴とする半
導体装置測定用ハンドラー。
(1) A measuring device is installed along the transport path for semiconductor devices to check the electrical characteristics of the semiconductor devices, and whether the external dimensions of the semiconductor devices, such as width, length, thickness, and lead spacing, are within the specifications. A handler for measuring semiconductor devices, characterized in that the handler is equipped with a measuring device for inspecting the quality of the product, and a no-undling mechanism that removes defective products from a conveyance path based on judgment signals output from each measuring device. .
JP58195067A 1983-10-18 1983-10-18 Handler for measuring semiconductor device Granted JPS6086900A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58195067A JPS6086900A (en) 1983-10-18 1983-10-18 Handler for measuring semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58195067A JPS6086900A (en) 1983-10-18 1983-10-18 Handler for measuring semiconductor device

Publications (2)

Publication Number Publication Date
JPS6086900A true JPS6086900A (en) 1985-05-16
JPH0241920B2 JPH0241920B2 (en) 1990-09-19

Family

ID=16335001

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58195067A Granted JPS6086900A (en) 1983-10-18 1983-10-18 Handler for measuring semiconductor device

Country Status (1)

Country Link
JP (1) JPS6086900A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6236208A (en) * 1985-08-09 1987-02-17 Nec Kyushu Ltd Device for manufacturing semiconductor

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56172943U (en) * 1980-05-23 1981-12-21

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56172943U (en) * 1980-05-23 1981-12-21

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6236208A (en) * 1985-08-09 1987-02-17 Nec Kyushu Ltd Device for manufacturing semiconductor

Also Published As

Publication number Publication date
JPH0241920B2 (en) 1990-09-19

Similar Documents

Publication Publication Date Title
KR100629921B1 (en) Test handler and method for test of semiconductor package
US7279923B2 (en) LSI inspection method and defect inspection data analysis apparatus
JPS6086900A (en) Handler for measuring semiconductor device
JPS5831407Y2 (en) Handling equipment for electronic parts
JPS607201B2 (en) Eccentricity testing device for steel cored wires
JPS6142829B2 (en)
JPS59144144A (en) Inspecting method of semiconductor device
JPH04343246A (en) Method of inspecting semiconductor inspecting device
JPS61241939A (en) Selecting device
JPS5923423Y2 (en) Detection and exclusion device for IC with bent leads
JPH05121496A (en) Removing method for defective chip
JPH03136339A (en) Wire bonding method
JP2969822B2 (en) Semiconductor device manufacturing management system
JPH11204596A (en) Semiconductor chip and inspection method thereof
JP3444228B2 (en) Semiconductor device lead inspection device
JPS54162475A (en) Inspection unit for semiconductor device
JPH02309208A (en) Inspection of weld lap quantity for welded can
KR100224658B1 (en) Taping apparatus
JP2001264385A (en) Automatic ic transport device and automatic ic inspection method
JP2008210831A (en) Inspection method of semiconductor chip
JPH07113835A (en) Inspection method at joint of electric component
KR19980018125U (en) Jig System for Audio Quality Inspection
JPH01100474A (en) Circuit board inspector
JPH01145829A (en) Inspection of semiconductor device
JPH0436667A (en) Connector inspecting jig