JPS6084656A - デ−タ転送終了認識方式 - Google Patents

デ−タ転送終了認識方式

Info

Publication number
JPS6084656A
JPS6084656A JP17562883A JP17562883A JPS6084656A JP S6084656 A JPS6084656 A JP S6084656A JP 17562883 A JP17562883 A JP 17562883A JP 17562883 A JP17562883 A JP 17562883A JP S6084656 A JPS6084656 A JP S6084656A
Authority
JP
Japan
Prior art keywords
stack
data transfer
data
bus
central processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17562883A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6248261B2 (cs
Inventor
Osamu Katakura
片倉　修
Toru Ando
安藤　融
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Panafacom Ltd
Original Assignee
Fujitsu Ltd
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Panafacom Ltd filed Critical Fujitsu Ltd
Priority to JP17562883A priority Critical patent/JPS6084656A/ja
Publication of JPS6084656A publication Critical patent/JPS6084656A/ja
Publication of JPS6248261B2 publication Critical patent/JPS6248261B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
JP17562883A 1983-09-21 1983-09-21 デ−タ転送終了認識方式 Granted JPS6084656A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17562883A JPS6084656A (ja) 1983-09-21 1983-09-21 デ−タ転送終了認識方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17562883A JPS6084656A (ja) 1983-09-21 1983-09-21 デ−タ転送終了認識方式

Publications (2)

Publication Number Publication Date
JPS6084656A true JPS6084656A (ja) 1985-05-14
JPS6248261B2 JPS6248261B2 (cs) 1987-10-13

Family

ID=15999402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17562883A Granted JPS6084656A (ja) 1983-09-21 1983-09-21 デ−タ転送終了認識方式

Country Status (1)

Country Link
JP (1) JPS6084656A (cs)

Also Published As

Publication number Publication date
JPS6248261B2 (cs) 1987-10-13

Similar Documents

Publication Publication Date Title
US5918028A (en) Apparatus and method for smart host bus adapter for personal computer cards
US4390944A (en) System for controlling access to a common bus in a computer system
US5428763A (en) Digital data apparatus for transferring data between a byte-wide digital data bus and a four byte-wide digital data bus
US5119496A (en) Method and apparatus for interrupt processing in a computer system having peripheral units connected in a daisy chain
US6496878B1 (en) Transfer progress alert module
JPS609292B2 (ja) デ−タ・ブロック間の時間間隔長制御方式
JPS6084656A (ja) デ−タ転送終了認識方式
TW322546B (cs)
JPH08505726A (ja) インタフェース装置
JPS623361A (ja) ステ−タス通報方式
JPH08190522A (ja) 多重化アドレスバスを備えたコンピュータシステム及びその動作方法
JP2943710B2 (ja) バッファのビジー制御方式
JPS61138354A (ja) デユアル・バス型高速デ−タ処理回路
JPH01236342A (ja) Ｄｍａコントローラ
JPS6332298B2 (cs)
JP2560476B2 (ja) 通信制御装置
JPS59177629A (ja) デ−タ転送システム
JPS63153635A (ja) デ−タ転送速度指定方式
JPH0567035A (ja) Ｄｍａ転送におけるデータアライメント方式
JPS59170951A (ja) 電子機器
JPH0126104B2 (cs)
JPH04148262A (ja) 同報転送装置
JPH03246654A (ja) データ転送制御方法
JPS59117618A (ja) デ−タバス制御装置
JPS635641A (ja) ゲ−トウエイ装置のバツフア管理方法