JPS6074337U - random pattern generator - Google Patents
random pattern generatorInfo
- Publication number
- JPS6074337U JPS6074337U JP16633983U JP16633983U JPS6074337U JP S6074337 U JPS6074337 U JP S6074337U JP 16633983 U JP16633983 U JP 16633983U JP 16633983 U JP16633983 U JP 16633983U JP S6074337 U JPS6074337 U JP S6074337U
- Authority
- JP
- Japan
- Prior art keywords
- pattern generator
- random pattern
- output
- address
- address counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Dc Digital Transmission (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図はこの考案による実施例の構成図。
１・・・・・・ディジタルスイッチ、２・・・・・・ア
ドレス設定器、３・・・・・・アドレスカウンタ、４・
・・・・・メモリ、５・・・・・・出力端子、６・・・
・・・クロック信号入力端子。FIG. 1 is a configuration diagram of an embodiment according to this invention. 1...Digital switch, 2...Address setter, 3...Address counter, 4...
...Memory, 5...Output terminal, 6...
...Clock signal input terminal.
Claims (1)
レス設定器と、 前記アドレス設定器の出力をカウントするアドレスカウ
ンタと、 前記アドレスカウンタの出力を入力することによりラン
ダムパターンを発生する。メモリとを備えることを特徴
とするランダムパターン発生器。[Scope of Claim for Utility Model Registration] A digital switch, an address setter that converts the output of the digital switch into binary, an address counter that counts the output of the address setter, and a system that converts the output of the address counter into a random number by inputting the output of the address counter. Generate a pattern. A random pattern generator comprising a memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16633983U JPS6074337U (en) | 1983-10-27 | 1983-10-27 | random pattern generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16633983U JPS6074337U (en) | 1983-10-27 | 1983-10-27 | random pattern generator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6074337U true JPS6074337U (en) | 1985-05-24 |
Family
ID=30364180
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16633983U Pending JPS6074337U (en) | 1983-10-27 | 1983-10-27 | random pattern generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6074337U (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57173768A (en) * | 1981-04-21 | 1982-10-26 | Ando Electric Co Ltd | Pattern generating device |
| JPS5877674A (en) * | 1981-11-02 | 1983-05-11 | Nec Corp | Test pattern generating device |
-
1983
- 1983-10-27 JP JP16633983U patent/JPS6074337U/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57173768A (en) * | 1981-04-21 | 1982-10-26 | Ando Electric Co Ltd | Pattern generating device |
| JPS5877674A (en) * | 1981-11-02 | 1983-05-11 | Nec Corp | Test pattern generating device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6074337U (en) | random pattern generator | |
| JPS5958392U (en) | Time signal input circuit | |
| JPS6090911U (en) | Digital waveform generator | |
| JPS5986742U (en) | Programmable timing generation circuit | |
| JPS585097U (en) | Blow pattern generation circuit | |
| JPH0197500U (en) | ||
| JPS6142623U (en) | reset circuit | |
| JPS5823432U (en) | noise suppression circuit | |
| JPS59147197U (en) | Reverberation effect device | |
| JPS60116549U (en) | Main/slave computer synchronization device | |
| JPS5823433U (en) | noise suppression circuit | |
| JPS59153588U (en) | Muting circuit of monitor receiver | |
| JPS58124895U (en) | Alarm signal holding circuit | |
| JPS5860398U (en) | Memory protect signal generator | |
| JPS5928728U (en) | Input check circuit | |
| JPS5816564U (en) | hysteresis circuit | |
| JPS5850556U (en) | Binarization circuit | |
| JPS58109792U (en) | audio signal delay device | |
| JPS6074352U (en) | communication device | |
| JPS595095U (en) | memory integrated circuit | |
| JPS58170100U (en) | memory device | |
| JPS5847945U (en) | Request signal processing circuit | |
| JPS5914449U (en) | Synchronous signal input circuit | |
| JPS5810161U (en) | date setting device | |
| JPS59192741U (en) | CMI code clock extraction circuit |