JPS605976B2 - 制御ストアを組織する方法と装置 - Google Patents
制御ストアを組織する方法と装置Info
- Publication number
- JPS605976B2 JPS605976B2 JP49099999A JP9999974A JPS605976B2 JP S605976 B2 JPS605976 B2 JP S605976B2 JP 49099999 A JP49099999 A JP 49099999A JP 9999974 A JP9999974 A JP 9999974A JP S605976 B2 JPS605976 B2 JP S605976B2
- Authority
- JP
- Japan
- Prior art keywords
- store
- address
- segment
- register
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/24—Loading of the microprogram
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7331761A FR2336058A5 (fr) | 1973-09-03 | 1973-09-03 | Procede et dispositif d'organisation d'une memoire de commande |
FR7331761 | 1973-09-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5056136A JPS5056136A (enrdf_load_stackoverflow) | 1975-05-16 |
JPS605976B2 true JPS605976B2 (ja) | 1985-02-15 |
Family
ID=9124561
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP49099999A Expired JPS605976B2 (ja) | 1973-09-03 | 1974-09-02 | 制御ストアを組織する方法と装置 |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS605976B2 (enrdf_load_stackoverflow) |
DE (1) | DE2442014A1 (enrdf_load_stackoverflow) |
FR (1) | FR2336058A5 (enrdf_load_stackoverflow) |
GB (1) | GB1478489A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6280771U (enrdf_load_stackoverflow) * | 1985-11-12 | 1987-05-23 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5230335A (en) * | 1975-09-04 | 1977-03-08 | Usac Electronics Ind Co Ltd | Memorizing method in memory unit |
JPS52103932A (en) * | 1976-02-26 | 1977-08-31 | Nippon Telegr & Teleph Corp <Ntt> | Data processing unit |
JPS54155744A (en) * | 1978-05-29 | 1979-12-08 | Nec Corp | Microprogram control system |
WO1994012929A1 (en) * | 1992-11-23 | 1994-06-09 | Seiko Epson Corporation | A microcode cache system and method |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5129596B2 (enrdf_load_stackoverflow) * | 1972-08-31 | 1976-08-26 |
-
1973
- 1973-09-03 FR FR7331761A patent/FR2336058A5/fr not_active Expired
-
1974
- 1974-09-02 JP JP49099999A patent/JPS605976B2/ja not_active Expired
- 1974-09-03 DE DE19742442014 patent/DE2442014A1/de not_active Ceased
- 1974-09-03 GB GB3847274A patent/GB1478489A/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6280771U (enrdf_load_stackoverflow) * | 1985-11-12 | 1987-05-23 |
Also Published As
Publication number | Publication date |
---|---|
GB1478489A (en) | 1977-06-29 |
DE2442014A1 (de) | 1975-03-13 |
FR2336058A5 (fr) | 1977-07-15 |
JPS5056136A (enrdf_load_stackoverflow) | 1975-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4016545A (en) | Plural memory controller apparatus | |
CA1114518A (en) | Central processor unit for executing instructions with a special operand specifier | |
US3374466A (en) | Data processing system | |
EP0148478B1 (en) | A data processor with control of the significant bit lenghts of general purpose registers | |
US3988719A (en) | Microprogrammed data processing systems | |
US9032185B2 (en) | Active memory command engine and method | |
KR900003591B1 (ko) | 데이터 처리장치 | |
JPS6114535B2 (enrdf_load_stackoverflow) | ||
US4079453A (en) | Method and apparatus to test address formulation in an advanced computer system | |
US3510847A (en) | Address manipulation circuitry for a digital computer | |
US4024504A (en) | Firmware loader for load time binding | |
US3979725A (en) | Multi-way program branching circuits | |
US3840864A (en) | Multiple memory unit controller | |
US3754218A (en) | Data handling system with relocation capability comprising operand registers adapted therefor | |
KR102658600B1 (ko) | 디바이스를 디버깅할 때 메타데이터에 액세스하기 위한 장치 및 방법 | |
JPS605976B2 (ja) | 制御ストアを組織する方法と装置 | |
US5369750A (en) | Method and apparatus for configuring multiple absolute address spaces | |
US3821708A (en) | Electronic control unit for the linking of symmetrical closed chains of words in a random access memory | |
CA1081855A (en) | Initializing means for a bus-oriented data processing system employing firmware-configured modules | |
US3383661A (en) | Arrangement for generating permutations | |
US3454932A (en) | Data processing system employing indirect addressing apparatus | |
Barr et al. | A research-oriented dynamic microprocessor | |
US6421825B2 (en) | Register control apparatus and method thereof for allocating memory based on a count value | |
JPS6339933B2 (enrdf_load_stackoverflow) | ||
KR920008959B1 (ko) | 가상 컴퓨터 시스템의 정보 이송 방법 |