JPS6052735U - PLL circuit - Google Patents

PLL circuit

Info

Publication number
JPS6052735U
JPS6052735U JP14561683U JP14561683U JPS6052735U JP S6052735 U JPS6052735 U JP S6052735U JP 14561683 U JP14561683 U JP 14561683U JP 14561683 U JP14561683 U JP 14561683U JP S6052735 U JPS6052735 U JP S6052735U
Authority
JP
Japan
Prior art keywords
charge pump
controlled oscillator
voltage controlled
pll circuit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14561683U
Other languages
Japanese (ja)
Other versions
JPH054330Y2 (en
Inventor
小沢 利行
Original Assignee
三洋電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三洋電機株式会社 filed Critical 三洋電機株式会社
Priority to JP14561683U priority Critical patent/JPS6052735U/en
Publication of JPS6052735U publication Critical patent/JPS6052735U/en
Application granted granted Critical
Publication of JPH054330Y2 publication Critical patent/JPH054330Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は変調回路を含む従来のPLL回路を示すブロッ
ク図、第2図は第1図の各部の波形を示す波形図、第3
図は本考案の実施例を示す要部回路図、第4図は第3図
の各部の波形を示す波形図、第5図は本考案の他の実施
例を示す要部回路図、第6図及び第7図は変調回路の具
体回路例を示す回路図である。 主な図番の説明、1・・・電圧制御発振器、3・・・プ
ログラマブルデイバイブ、4・・・リファレンスディ 
・バイブ、5・・・水晶発振器、6・・・位相比較器、
7・・・チャージポンプ、10・・・ローパスフィルタ
、11.12−・・変調回路、14 a、  14 b
・・・NORゲート、15・・・トランスミッションゲ
ート。 第2図 第5図
Fig. 1 is a block diagram showing a conventional PLL circuit including a modulation circuit, Fig. 2 is a waveform diagram showing waveforms of each part in Fig. 1, and Fig.
4 is a waveform diagram showing the waveforms of each part of FIG. 3. FIG. 5 is a main circuit diagram showing another embodiment of the invention. 7 and 7 are circuit diagrams showing specific circuit examples of the modulation circuit. Explanation of main figure numbers, 1... Voltage controlled oscillator, 3... Programmable vibration, 4... Reference diode.
・Vibe, 5...Crystal oscillator, 6...Phase comparator,
7...Charge pump, 10...Low pass filter, 11.12-...Modulation circuit, 14a, 14b
...NOR gate, 15...transmission gate. Figure 2 Figure 5

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 電圧制御発振器の発振周波数を分周した分周信号と基準
信号とを位相比較する位相比較器と、該位相比較器の出
力端子に接続されたチャージポンプと、該チャージポン
プの出力を積分し前記電圧制御発振器の制御電圧を出力
するローパスフィルタと、前記電圧制御発振器の発振周
波数をデジタル信号で変調する変調回路とを有し、前記
デジタル信号により変調を行なう際は、前記チャージポ
ンプの出力をハイインピーダンス状態あるいは開放状態
とすることを特徴としたPLL回路。
a phase comparator that compares the phases of a frequency-divided signal obtained by dividing the oscillation frequency of the voltage controlled oscillator and a reference signal; a charge pump connected to the output terminal of the phase comparator; and a charge pump that integrates the output of the charge pump and It has a low-pass filter that outputs the control voltage of the voltage controlled oscillator, and a modulation circuit that modulates the oscillation frequency of the voltage controlled oscillator with a digital signal, and when modulating with the digital signal, the output of the charge pump is set to high. A PLL circuit characterized by being in an impedance state or an open state.
JP14561683U 1983-09-19 1983-09-19 PLL circuit Granted JPS6052735U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14561683U JPS6052735U (en) 1983-09-19 1983-09-19 PLL circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14561683U JPS6052735U (en) 1983-09-19 1983-09-19 PLL circuit

Publications (2)

Publication Number Publication Date
JPS6052735U true JPS6052735U (en) 1985-04-13
JPH054330Y2 JPH054330Y2 (en) 1993-02-03

Family

ID=30324374

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14561683U Granted JPS6052735U (en) 1983-09-19 1983-09-19 PLL circuit

Country Status (1)

Country Link
JP (1) JPS6052735U (en)

Also Published As

Publication number Publication date
JPH054330Y2 (en) 1993-02-03

Similar Documents

Publication Publication Date Title
JPS6052735U (en) PLL circuit
JPS6114578U (en) color synchronization circuit
JPS6157747U (en)
JPS59140541U (en) PLL synthesizer
JPS59132248U (en) phase locked circuit
JPS6082847U (en) synthesizer radio
JPS5843043U (en) frequency synthesizer
JPS59104636U (en) frequency synthesizer
JPS63113311U (en)
JPS583643U (en) Pulse transmitter
JPS5929813U (en) Structure of frequency modulation circuit
JPS59111335U (en) signal generator
JPS6068742U (en) automatic frequency control circuit
JPS6019238U (en) FM signal generator
JPS6059631U (en) Phase-lock droop circuit
JPS5873652U (en) phase locked loop circuit
JPS59161737U (en) A-D conversion circuit
JPS5959038U (en) frequency synthesizer
JPS6019239U (en) oscillation circuit
JPS6032838U (en) PLL circuit
JPS604043U (en) phase control circuit
JPS5843044U (en) frequency synthesizer
JPS5927639U (en) Phase throttle loop circuit
JPH0151206B2 (en)
JPS60108045U (en) pulse shaping circuit